A Compact Model for ISPP of 3-D Charge-Trap NAND Flash Memories

We developed a compact model for program transient simulation of 3-D charge-trap NAND flash on a bitline (BL) string level. By implanting the trapped charge parameters and the solutions obtained from modified 1-D Poisson equation into our unit cell model, we suggest that our model shows better accur...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on electron devices Vol. 67; no. 8; pp. 3095 - 3101
Main Authors:	Kim, Minsoo, Kim, Sungbak, Shin, Hyungcheol
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.08.2020 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	3-D charge-trap NAND flash memories compact model Computer simulation Data models Electron traps Electron tunneling incremental step pulse programming (ISPP) Integrated circuit modeling Logic gates Mathematical model Mathematical models Model accuracy Parameter modification Poisson equation program transient operation simulation program with integrated circuit emphasis (SPICE) Solid modeling Three dimensional models Transient analysis Trapped charge Unit cell
ISSN:	0018-9383, 1557-9646
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!