Design and implementation of static Huffman encoding hardware using a parallel shifting algorithm

This work discusses the implementation of static Huffman encoding hardware for real-time lossless compression for the electromagnetic calorimeter in the CMS experiment. The construction of the Huffman encoding hardware illustrates the implementation for optimizing the logic size. The number of logic...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on nuclear science Vol. 51; no. 5; pp. 2073 - 2080
Main Authors: Lee, Taeyeon, Park, Jaehong
Format: Journal Article
Language:English
Published: New York IEEE 01.10.2004
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Algorithm design and analysis
Bandwidth
Collision mitigation
Detectors
Encoding
Field programmable gate arrays
Hardware
Huffman coding
Large Hadron Collider
Logic gates
ISSN:0018-9499, 1558-1578
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This work discusses the implementation of static Huffman encoding hardware for real-time lossless compression for the electromagnetic calorimeter in the CMS experiment. The construction of the Huffman encoding hardware illustrates the implementation for optimizing the logic size. The number of logic gates in the parallel shift operation required for the hardware was examined. The experiment with a simulated environment and an FPGA shows that the real-time constraint has been fulfilled and the design of the buffer length is appropriate.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ObjectType-Article-2
ObjectType-Feature-1
content type line 23
ISSN:0018-9499
1558-1578
DOI:10.1109/TNS.2004.834715