Systematic synthesis of parallel architectures for the computation of higher order cumulants

Fine granularity parallel architectures for the efficient estimation of higher order statistics (HOS) are systematically derived in this paper. A unified methodology for constructing locally recursive algorithms and space–time linear mapping operators that lead to highly pipelined architectures cons...

Full description

Saved in:
Bibliographic Details
Published in:Parallel computing Vol. 26; no. 5; pp. 655 - 676
Main Authors: Manolakos, Elias S., Stellakis, Haris M.
Format: Journal Article
Language:English
Published: Elsevier B.V 2000
Subjects:
Higher order cummulants
Parallel processing
VLSL architectures
Parallel processing
VLSL architectures
Higher order cummulants
ISSN:0167-8191, 1872-7336
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Fine granularity parallel architectures for the efficient estimation of higher order statistics (HOS) are systematically derived in this paper. A unified methodology for constructing locally recursive algorithms and space–time linear mapping operators that lead to highly pipelined architectures consisting of multiple, tightly coupled array stages is discussed first. Then a farm of processors is synthesized that consumes second and fourth order moment estimates to produce the fourth order cumulants. The unified array synthesis methodology allows for the characterization of all valid solutions and the derivation of closed-form expressions for the permissible linear scheduling functions thus facilitating the search for a design instance meeting the architect's specified objectives. Achieving minimum latency and an optimal space–time matching between the farm and the moments generator architecture (derived in [E.S. Manolakos, H.M. Stellakis, Systematic synthesis of parallel architectures for the real-time estimation of higher order statistical moments, Parallel Algorithms and Applications (to appear)]) were the two main specifications driving the synthesis. A linear array solution, that is simpler to interface with the moments generator at the expense of adding some control complexity is also derived. As a result, a two-stage integrated VLSI architecture, that may accept data samples from the host and compute in real-time all non-redundant moment and cumulant terms, up to the fourth order is now possible.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0167-8191
1872-7336
DOI:10.1016/S0167-8191(99)00125-8