Design of ternary encoder and decoder using CNTFET

Ternary logic emerges as an alternative to the conventional binary logic in designing high performance, energy-efficient VLSI circuits because it reduces the number of interconnects and chip area. In this paper, we presented low power and high speed 9:2 encoder and 2:9 decoder designs based on terna...

Full description

Bibliographic Details

Published in:	International journal of electronics Vol. 109; no. 1; pp. 135 - 151
Main Authors:	Prasad, Vikash, Banerjee, Anirban, Das, Debaprasad
Format:	Journal Article
Language:	English
Published:	Abingdon Taylor & Francis 02.01.2022 Taylor & Francis LLC
Subjects:	carbon nanotube field effect transistors Carbon nanotubes Chirality Circuit design Coders Design Field effect transistors Integrated circuits Logic power delay product (PDP) Semiconductor devices ternary decoder ternary encoder Ternary logic Threshold voltage
ISSN:	0020-7217, 1362-3060
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!