Heuristic Logic Resynthesis Algorithms at the Core of Peephole Optimization

Logic resynthesis is one of the core problems in modern peephole logic optimization algorithms. Given a target function and a set of existing functions, logic resynthesis asks for a circuit reusing some of the existing functions and generating the target. While exact methods such as enumeration and...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on computer-aided design of integrated circuits and systems Vol. 42; no. 11; p. 1
Main Authors:	Lee, Siang-Yun, Micheli, Giovanni De
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.11.2023 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Algorithms Boolean resubstitution Circuits combinational circuit Enumeration Heuristic Heuristic algorithms Integrated circuit modeling Inverters Logic Logic gates Logic synthesis Multiplexing Optimization peephole optimization resynthesis Wires
ISSN:	0278-0070, 1937-4151
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!