Design and implementation of Least Mean Square adaptive FIR filter using offset binary coding based Distributed Arithmetic

Distributed Arithmetic (DA) based architecture is an efficient technique to attain high throughput without hardware multiplier and also it is essential for bit serial operation. The DA based Finite Impulse Response (FIR) adaptive filter is well suited for hardware implementation in Field Programmabl...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Microprocessors and microsystems Jg. 71; S. 102884
Hauptverfasser:	Kalaiyarasi, D., Kalpalatha Reddy, T.
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	Kidlington Elsevier B.V 01.11.2019 Elsevier BV
Schlagworte:	Accumulators Adaptive filter Adaptive filters Arithmetic Arithmetic coding Binary codes Carry Save Accumulator Distributed Arithmetic Field programmable gate arrays FIR filters Hardware Impulse response Least Mean Square Logic Lookup tables Offset binary coding Reduction Shift accumulator Offset binary coding Shift accumulator Carry Save Accumulator Adaptive filter Distributed Arithmetic Least Mean Square
ISSN:	0141-9331
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!