Design and implementation of Least Mean Square adaptive FIR filter using offset binary coding based Distributed Arithmetic

Distributed Arithmetic (DA) based architecture is an efficient technique to attain high throughput without hardware multiplier and also it is essential for bit serial operation. The DA based Finite Impulse Response (FIR) adaptive filter is well suited for hardware implementation in Field Programmabl...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	Microprocessors and microsystems Ročník 71; s. 102884
Hlavní autoři:	Kalaiyarasi, D., Kalpalatha Reddy, T.
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	Kidlington Elsevier B.V 01.11.2019 Elsevier BV
Témata:	Accumulators Adaptive filter Adaptive filters Arithmetic Arithmetic coding Binary codes Carry Save Accumulator Distributed Arithmetic Field programmable gate arrays FIR filters Hardware Impulse response Least Mean Square Logic Lookup tables Offset binary coding Reduction Shift accumulator Offset binary coding Shift accumulator Carry Save Accumulator Adaptive filter Distributed Arithmetic Least Mean Square
ISSN:	0141-9331
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!