The SegBus platform – architecture and communication mechanisms

In this study, we introduce the SegBus architecture, a synchronous segmented bus platform for systems on chip. We present the envisioned structure in detail, and also address aspects of communication on the platform. The motivation behind SegBus is the search for performance improvements, in several...

Celý popis

Podrobná bibliografia

Vydané v:	Journal of systems architecture Ročník 53; číslo 4; s. 151 - 169
Hlavný autor:	Seceleanu, Tiberiu
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	Amsterdam Elsevier B.V 01.04.2007 Elsevier Sequoia S.A
Predmet:	Computer architecture Computer platforms Field programmable gate arrays FPGA On-chip communication Platform design Segmented bus Studies Platform design Segmented bus On-chip communication FPGA
ISSN:	1383-7621, 1873-6165
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!