A Scalable Design of a Full-Stack Real-Time OFDM Baseband Processor for Network-Enabled VLC Systems

Visible Light Communication (VLC) system, a wireless system that utilizing the visible light spectrum to transmit data has been considered to become a complementary technology to radio frequency (RF) wireless technology in overcoming spectrum limitations. Recently, numerous VLC research projects hav...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IEEE access Ročník 12; s. 94527 - 94542
Hlavní autoři: Adiono, Trio, Setiawan, Erwin, Jonathan, Michael, Mulyawan, Rahmat, Sutisna, Nana, Syafalni, Infall, Popoola, Wasiu O.
Médium: Journal Article
Jazyk:angličtina
Vydáno: IEEE 2024
Témata:
Baseband
Baseband processor
channel equalization
Channel estimation
Field programmable gate arrays
FPGA
Li-Fi
OFDM
Prototypes
Real-time systems
RTL design
sampling offset
Symbols
Synchronization
System-on-chip
time synchronization
Visible light communication
ISSN:2169-3536, 2169-3536
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract Visible Light Communication (VLC) system, a wireless system that utilizing the visible light spectrum to transmit data has been considered to become a complementary technology to radio frequency (RF) wireless technology in overcoming spectrum limitations. Recently, numerous VLC research projects have been conducted. However, many of these experiments were performed under ideal conditions, and only a few demonstrated real-time results with networking capabilities. To address this limitation, this paper proposes and details the design of a real-time VLC prototype that supports TCP/IP networking. First, we propose a system-on-chip (SoC) architecture for a VLC system. We design Register-Transfer-Level (RTL) modules using orthogonal frequency-division multiplexing (OFDM) for time synchronization, channel estimation, and equalization. Additionally, we optimize the Sampling Frequency Offset (SFO) estimation and compensation in the receiver to address the mismatch between TX and RX clock oscillators. The optimization of the SFO module is done by eliminating division operations. To realize full-stack design we integrate our design, consisting baseband processor in an FPGA as physical layer device, Linux's kernel TCP/IP stack and the analog output to the VLC analog front-end. This full system design are evaluated over real channel at 1 m distance of transmitter and receiver. Experimental evaluations show that our VLC system can do network tests in an end-to-end system with commercial-off-the-shelf (COTS) networking devices and real applications such as internet browsers. Our VLC system offers a maximum real-time net TCP data rate of 6.65 Mb/s as measured using the iperf tool. Theses experimental results show that our VLC system achieves a <inline-formula> <tex-math notation="LaTeX">6\times </tex-math></inline-formula> data rate improvement as compared to the state-of-the-art work. Specifically, our SFO compensator results demonstrate an improvement in TCP data rate of <inline-formula> <tex-math notation="LaTeX">8.25\times </tex-math></inline-formula> and a reduction in frame loss of 22.42%. Moreover, our system also provides design features in terms of flexibility and scalability for future development.
AbstractList Visible Light Communication (VLC) system, a wireless system that utilizing the visible light spectrum to transmit data has been considered to become a complementary technology to radio frequency (RF) wireless technology in overcoming spectrum limitations. Recently, numerous VLC research projects have been conducted. However, many of these experiments were performed under ideal conditions, and only a few demonstrated real-time results with networking capabilities. To address this limitation, this paper proposes and details the design of a real-time VLC prototype that supports TCP/IP networking. First, we propose a system-on-chip (SoC) architecture for a VLC system. We design Register-Transfer-Level (RTL) modules using orthogonal frequency-division multiplexing (OFDM) for time synchronization, channel estimation, and equalization. Additionally, we optimize the Sampling Frequency Offset (SFO) estimation and compensation in the receiver to address the mismatch between TX and RX clock oscillators. The optimization of the SFO module is done by eliminating division operations. To realize full-stack design we integrate our design, consisting baseband processor in an FPGA as physical layer device, Linux's kernel TCP/IP stack and the analog output to the VLC analog front-end. This full system design are evaluated over real channel at 1 m distance of transmitter and receiver. Experimental evaluations show that our VLC system can do network tests in an end-to-end system with commercial-off-the-shelf (COTS) networking devices and real applications such as internet browsers. Our VLC system offers a maximum real-time net TCP data rate of 6.65 Mb/s as measured using the iperf tool. Theses experimental results show that our VLC system achieves a <tex-math notation="LaTeX">$6\times $ </tex-math> data rate improvement as compared to the state-of-the-art work. Specifically, our SFO compensator results demonstrate an improvement in TCP data rate of <tex-math notation="LaTeX">$8.25\times $ </tex-math> and a reduction in frame loss of 22.42%. Moreover, our system also provides design features in terms of flexibility and scalability for future development.
Visible Light Communication (VLC) system, a wireless system that utilizing the visible light spectrum to transmit data has been considered to become a complementary technology to radio frequency (RF) wireless technology in overcoming spectrum limitations. Recently, numerous VLC research projects have been conducted. However, many of these experiments were performed under ideal conditions, and only a few demonstrated real-time results with networking capabilities. To address this limitation, this paper proposes and details the design of a real-time VLC prototype that supports TCP/IP networking. First, we propose a system-on-chip (SoC) architecture for a VLC system. We design Register-Transfer-Level (RTL) modules using orthogonal frequency-division multiplexing (OFDM) for time synchronization, channel estimation, and equalization. Additionally, we optimize the Sampling Frequency Offset (SFO) estimation and compensation in the receiver to address the mismatch between TX and RX clock oscillators. The optimization of the SFO module is done by eliminating division operations. To realize full-stack design we integrate our design, consisting baseband processor in an FPGA as physical layer device, Linux's kernel TCP/IP stack and the analog output to the VLC analog front-end. This full system design are evaluated over real channel at 1 m distance of transmitter and receiver. Experimental evaluations show that our VLC system can do network tests in an end-to-end system with commercial-off-the-shelf (COTS) networking devices and real applications such as internet browsers. Our VLC system offers a maximum real-time net TCP data rate of 6.65 Mb/s as measured using the iperf tool. Theses experimental results show that our VLC system achieves a <inline-formula> <tex-math notation="LaTeX">6\times </tex-math></inline-formula> data rate improvement as compared to the state-of-the-art work. Specifically, our SFO compensator results demonstrate an improvement in TCP data rate of <inline-formula> <tex-math notation="LaTeX">8.25\times </tex-math></inline-formula> and a reduction in frame loss of 22.42%. Moreover, our system also provides design features in terms of flexibility and scalability for future development.
Author Syafalni, Infall
Mulyawan, Rahmat
Adiono, Trio
Popoola, Wasiu O.
Setiawan, Erwin
Sutisna, Nana
Jonathan, Michael
Author_xml – sequence: 1
  givenname: Trio
  orcidid: 0000-0003-4808-9254
  surname: Adiono
  fullname: Adiono, Trio
  organization: School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java, Indonesia
– sequence: 2
  givenname: Erwin
  orcidid: 0009-0002-1990-714X
  surname: Setiawan
  fullname: Setiawan, Erwin
  organization: Institut Teknologi Bandung, University Center of Excellence on Microelectronics, Bandung, West Java, Indonesia
– sequence: 3
  givenname: Michael
  surname: Jonathan
  fullname: Jonathan, Michael
  organization: School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java, Indonesia
– sequence: 4
  givenname: Rahmat
  orcidid: 0000-0002-3009-0022
  surname: Mulyawan
  fullname: Mulyawan, Rahmat
  organization: School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java, Indonesia
– sequence: 5
  givenname: Nana
  orcidid: 0000-0002-8435-9242
  surname: Sutisna
  fullname: Sutisna, Nana
  email: nana.sutisna@staff.stei.itb.ac.id
  organization: School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java, Indonesia
– sequence: 6
  givenname: Infall
  orcidid: 0000-0001-9922-5688
  surname: Syafalni
  fullname: Syafalni, Infall
  organization: School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java, Indonesia
– sequence: 7
  givenname: Wasiu O.
  orcidid: 0000-0002-2954-7902
  surname: Popoola
  fullname: Popoola, Wasiu O.
  organization: School of Engineering, Institute for Digital Communications, The University of Edinburgh, Edinburgh, U.K
BookMark eNpNkGFLwzAQhoNMcM79Av2QP9CZJm3WfpzdpoPpxE6_hkt2GdWukaQi-_d2bogHxx3v8T4H7yXpNa5BQq5jNopjlt9OimJWliPOeDISCU_HnJ2RPo9lHolUyN6__YIMQ3hnXWWdlI77xExoaaAGXSOdYqi2DXWWAp1_1XVUtmA-6AtCHa2rHdLVfPpI7yCghmZDn70zGILz1Hb9hO238x_RrDmwNvRtWdByH1rchStybqEOODzNAXmdz9bFQ7Rc3S-KyTIyQsRtZLjVY8k0Q7CJTQGMgNxI4DbJmM210FxImUspLRMIhqMROh0Lw5Br5IkYkMWRu3Hwrj59tQO_Vw4q9Ss4v1Xg28rUqESWSatjm1nDE81izTo-T1K5kd1f4B1LHFnGuxA82j9ezNQhdnWMXR1iV6fYO9fN0VUh4j9HmuWyO_8ALGx_kw
CODEN IAECCG
Cites_doi 10.1109/JLT.2019.2906464
10.1109/SAHCN.2016.7732989
10.1364/OE.486057
10.1109/ACCESS.2023.3314328
10.1109/icicn.2019.8834972
10.1109/CSNDSP16145.2010.5580369
10.12720/jcm.15.6.519-527
10.1109/LED.2022.3168314
10.1109/TCOM.1971.1090700
10.1109/ACCESS.2022.3150093
10.1109/iscas58744.2024.10557957
10.1109/5.554222
10.1201/9781315151724
10.1364/OL.458495
10.4108/eai.4-10-2017.153163
10.1109/ICCWorkshops49005.2020.9145232
10.1109/ACCESS.2021.3129154
10.1109/JSAC.2017.2774419
10.1109/JLT.2022.3175575
10.1109/GLC.2019.8864120
10.1109/ieeestd.2003.95617
10.1109/MCOM.001.2200642
10.1109/TCE.2009.5277966
10.1109/JLT.2021.3124942
10.1109/ieeestd.2004.226664
10.1021/acsphotonics.2c00380
10.1109/INFOCOMWKSHPS50562.2020.9163042
10.1109/TCOMM.2013.021413.120112
10.1109/PROC.1973.9030
10.1016/j.yofte.2014.02.011
10.1109/SCORED.2007.4451372
10.1109/ICC.2004.1312948
10.1109/TNET.2020.2966322
10.1109/VTC2020-Spring48590.2020.9128614
10.1145/3458864.3466868
ContentType Journal Article
DBID 97E
ESBDL
RIA
RIE
AAYXX
CITATION
DOA
DOI 10.1109/ACCESS.2024.3425720
DatabaseName IEEE Xplore (IEEE)
IEEE Xplore Open Access Journals
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
DOAJ Directory of Open Access Journals
DatabaseTitle CrossRef
DatabaseTitleList

Database_xml – sequence: 1
  dbid: DOA
  name: DOAJ (Directory of Open Access Journals)
  url: https://www.doaj.org/
  sourceTypes: Open Website
– sequence: 2
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 2169-3536
EndPage 94542
ExternalDocumentID oai_doaj_org_article_3886fb1f8fc24b01b09b32456d6aaca2
10_1109_ACCESS_2024_3425720
10589620
Genre orig-research
GrantInformation_xml – fundername: Indonesia Collaboration Research Program
– fundername: Institut Teknologi Bandung (ITB) World Class Professor Program, International Research Program
  funderid: 10.13039/501100015689
GroupedDBID 0R~
4.4
5VS
6IK
97E
AAJGR
ABAZT
ABVLG
ACGFS
ADBBV
AGSQL
ALMA_UNASSIGNED_HOLDINGS
BCNDV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
EBS
EJD
ESBDL
GROUPED_DOAJ
IPLJI
JAVBF
KQ8
M43
M~E
O9-
OCL
OK1
RIA
RIE
RNS
AAYXX
CITATION
ID FETCH-LOGICAL-c331t-c2fb760b0eaf4f5aac3a9c6a2f480f9b3b23669666f03eac2ec3b573c0e2be243
IEDL.DBID DOA
ISICitedReferencesCount 1
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001272161800001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 2169-3536
IngestDate Fri Oct 03 12:46:13 EDT 2025
Sat Nov 29 04:26:55 EST 2025
Wed Aug 27 02:03:45 EDT 2025
IsDoiOpenAccess true
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Language English
License https://creativecommons.org/licenses/by-nc-nd/4.0
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c331t-c2fb760b0eaf4f5aac3a9c6a2f480f9b3b23669666f03eac2ec3b573c0e2be243
ORCID 0000-0003-4808-9254
0009-0002-1990-714X
0000-0002-8435-9242
0000-0001-9922-5688
0000-0002-3009-0022
0000-0002-2954-7902
OpenAccessLink https://doaj.org/article/3886fb1f8fc24b01b09b32456d6aaca2
PageCount 16
ParticipantIDs doaj_primary_oai_doaj_org_article_3886fb1f8fc24b01b09b32456d6aaca2
ieee_primary_10589620
crossref_primary_10_1109_ACCESS_2024_3425720
PublicationCentury 2000
PublicationDate 20240000
2024-00-00
2024-01-01
PublicationDateYYYYMMDD 2024-01-01
PublicationDate_xml – year: 2024
  text: 20240000
PublicationDecade 2020
PublicationTitle IEEE access
PublicationTitleAbbrev Access
PublicationYear 2024
Publisher IEEE
Publisher_xml – name: IEEE
References ref13
ref12
ref15
(ref43) 2024
ref14
(ref23) 2024
ref53
ref11
ref10
ref54
ref17
ref16
(ref20) 2024
ref18
ref51
ref50
(ref46) 2019
(ref34) 1997
ref45
(ref24) 2024
ref41
(ref44) 2024
(ref19) 2024
ref8
ref7
(ref36) 2024
ref9
ref4
ref3
(ref21) 2024
ref6
ref5
ref40
ref35
ref37
(ref48) 2024
ref30
ref33
ref32
(ref25) 2024
ref2
ref1
ref39
ref38
(ref55) 2024
Adiono (ref47) 2023; 28
(ref22) 2024
(ref42) 2024
(ref52) 2024
ref28
ref27
ref29
(ref49) 2024
(ref26) 2024
(ref31) 2024
References_xml – volume-title: Interleaver/De-Interleaver V8.0 Product Guide (PG049)
  year: 2024
  ident: ref36
– ident: ref10
  doi: 10.1109/JLT.2019.2906464
– ident: ref18
  doi: 10.1109/SAHCN.2016.7732989
– volume-title: Trulifi 6002 System
  year: 2024
  ident: ref19
– volume-title: Eclypse Z7
  year: 2024
  ident: ref23
– ident: ref54
  doi: 10.1364/OE.486057
– volume-title: Zmod Scope
  year: 2024
  ident: ref26
– ident: ref5
  doi: 10.1109/ACCESS.2023.3314328
– volume-title: ZFBT-4R2GW+ Mini-Circuits
  year: 2024
  ident: ref43
– volume-title: Zynq UltraScale+ RFSoC
  year: 2024
  ident: ref52
– ident: ref29
  doi: 10.1109/icicn.2019.8834972
– ident: ref33
  doi: 10.1109/CSNDSP16145.2010.5580369
– ident: ref15
  doi: 10.12720/jcm.15.6.519-527
– ident: ref7
  doi: 10.1109/LED.2022.3168314
– ident: ref35
  doi: 10.1109/TCOM.1971.1090700
– volume-title: Optomechanics
  year: 2024
  ident: ref49
– volume-title: What is IPerf/IPerf3?
  year: 2024
  ident: ref31
– ident: ref3
  doi: 10.1109/ACCESS.2022.3150093
– ident: ref50
  doi: 10.1109/iscas58744.2024.10557957
– volume: 28
  start-page: 2337
  issue: 2
  year: 2023
  ident: ref47
  article-title: Performance evaluation of sampling clock offset compensation in OFDM VLC system
  publication-title: Optics Express
– volume-title: OSI Model
  year: 2024
  ident: ref22
– ident: ref32
  doi: 10.1109/5.554222
– ident: ref1
  doi: 10.1201/9781315151724
– ident: ref6
  doi: 10.1364/OL.458495
– volume-title: RFSoC 4×2
  year: 2024
  ident: ref55
– ident: ref17
  doi: 10.4108/eai.4-10-2017.153163
– ident: ref14
  doi: 10.1109/ICCWorkshops49005.2020.9145232
– ident: ref4
  doi: 10.1109/ACCESS.2021.3129154
– ident: ref28
  doi: 10.1109/JSAC.2017.2774419
– volume-title: Optics
  year: 2024
  ident: ref48
– ident: ref9
  doi: 10.1109/JLT.2022.3175575
– volume-title: Guidelines for Evaluation of Radio Transmission Technologies for IMT-2000
  year: 1997
  ident: ref34
– volume-title: LogiCORE IP Viterbi Decoder V9.0 Product Guide (AXI)
  year: 2024
  ident: ref42
– volume-title: Zmod AWG
  year: 2024
  ident: ref25
– ident: ref30
  doi: 10.1109/GLC.2019.8864120
– ident: ref51
  doi: 10.1109/ieeestd.2003.95617
– ident: ref12
  doi: 10.1109/MCOM.001.2200642
– ident: ref2
  doi: 10.1109/TCE.2009.5277966
– ident: ref11
  doi: 10.1109/JLT.2021.3124942
– ident: ref37
  doi: 10.1109/ieeestd.2004.226664
– ident: ref8
  doi: 10.1021/acsphotonics.2c00380
– ident: ref13
  doi: 10.1109/INFOCOMWKSHPS50562.2020.9163042
– volume-title: LiFi-XC
  year: 2024
  ident: ref21
– ident: ref38
  doi: 10.1109/TCOMM.2013.021413.120112
– ident: ref41
  doi: 10.1109/PROC.1973.9030
– volume-title: Zynq 7000 SoC
  year: 2024
  ident: ref24
– volume-title: C12702 Hamamatsu
  year: 2024
  ident: ref44
– volume-title: PetaLinux Tools Documentation UG1144 (v2019.1)
  year: 2019
  ident: ref46
– ident: ref40
  doi: 10.1016/j.yofte.2014.02.011
– volume-title: Oledcomm Products
  year: 2024
  ident: ref20
– ident: ref45
  doi: 10.1109/SCORED.2007.4451372
– ident: ref39
  doi: 10.1109/ICC.2004.1312948
– ident: ref16
  doi: 10.1109/TNET.2020.2966322
– ident: ref27
  doi: 10.1109/VTC2020-Spring48590.2020.9128614
– ident: ref53
  doi: 10.1145/3458864.3466868
SSID ssj0000816957
Score 2.3198597
Snippet Visible Light Communication (VLC) system, a wireless system that utilizing the visible light spectrum to transmit data has been considered to become a...
SourceID doaj
crossref
ieee
SourceType Open Website
Index Database
Publisher
StartPage 94527
SubjectTerms Baseband
Baseband processor
channel equalization
Channel estimation
Field programmable gate arrays
FPGA
Li-Fi
OFDM
Prototypes
Real-time systems
RTL design
sampling offset
Symbols
Synchronization
System-on-chip
time synchronization
Visible light communication
SummonAdditionalLinks – databaseName: IEEE Electronic Library (IEL)
  dbid: RIE
  link: http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV05T8MwGLUAMcDAWUS55IERg2MnPsYeVAylIC6xRbZjSwipRaXl9_PZCVUZGNgiK1IcPx_vs_3eh9C5yTXzTHmiXOYITHiO6Og45JmuqoJJL1wycR3K0Ui9vur7RqyetDDe-3T5zF_Gx3SWX03cPG6VwQgvlBYMIvRVKWUt1lpsqMQMErqQjbNQRvVVp9eDn4AYkOWXPPbNmNR7afVJJv2_sqqkRWWw_c_q7KCthj3iTg33Llrx4z20ueQpuI9cBz9Cu0dFFO6n6xl4ErDBMdYkQC3dO34Ackii9gPfDfq3uAsLmTXjCjeigckUA5PFo_qCOLlO6qoKvwx7uPE3b6HnwfVT74Y0mRSI4zybEceClYJa6k3IQ2GM40Y7YVjIFQ3acsu4EBD5iEA5TMXMO24LyR31zHqW8wO0Np6M_SHCuYUIrQISJrjIrWTKCGmBY2QGiJ-vaBtd_LRw-VEbZpQp0KC6rAEpIyBlA0gbdSMKi1ej23UqgJYum8FTcqVEsFlQwbHc0sxSqHI8sa0E_IphbdSK6Cx9rwbm6I_yY7QR61DvpJygtdl07k_RuvuavX1Oz1K3-gYG-coW
  priority: 102
  providerName: IEEE
Title A Scalable Design of a Full-Stack Real-Time OFDM Baseband Processor for Network-Enabled VLC Systems
URI https://ieeexplore.ieee.org/document/10589620
https://doaj.org/article/3886fb1f8fc24b01b09b32456d6aaca2
Volume 12
WOSCitedRecordID wos001272161800001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVAON
  databaseName: DOAJ (Directory of Open Access Journals)
  customDbUrl:
  eissn: 2169-3536
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0000816957
  issn: 2169-3536
  databaseCode: DOA
  dateStart: 20130101
  isFulltext: true
  titleUrlDefault: https://www.doaj.org/
  providerName: Directory of Open Access Journals
– providerCode: PRVHPJ
  databaseName: ROAD: Directory of Open Access Scholarly Resources
  customDbUrl:
  eissn: 2169-3536
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0000816957
  issn: 2169-3536
  databaseCode: M~E
  dateStart: 20130101
  isFulltext: true
  titleUrlDefault: https://road.issn.org
  providerName: ISSN International Centre
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwrV07T8MwELYQYoAB8SiiPCoPjJg6duLYY59iaAvipW6R7dgSQmpRKYz8ds5OQGFiYckQRYnznXX3XXL3HUIXOlXMMemItIkl4PAsUUFxyDFVlhnLnbBRxHWSz2ZyPle3jVFfoSaskgeugOtyKYU3iZfestTQxFBlePhbVwqtrY7eF1hPI5mKPlgmQmV5LTOUUNXtDQbwRpAQsvSKh40aJnw3QlFU7P81YiVGmPEe2q2pIe5VS9pHG25xgHYagoGHyPbwPYAa2p3wMNZe4KXHGodEkgBvtC_4DpgfCY0d-GY8nOI-RCmjFyWuOwKWKww0Fc-q6m8yiq1TJX6aDHAtXt5Cj-PRw-Ca1GMSiOU8WRPLvMkFNdRpn_oMUOFaWaGZTyX1gJZhXAhIa4SnHPwsc5abLOeWOmYcS_kR2lwsF-4Y4dRA-lUCwxJcpCZnUovcAIFINLA6V9I2uvxGrHit1DCKmEVQVVQAFwHgoga4jfoB1Z9Lg5R1PAEGLmoDF38ZuI1awSaN52VSCUZP_uPmp2g7LLj6pnKGNterd3eOtuzH-vlt1Yl7Co7Tz1EndgZ-AUxxzvk
linkProvider Directory of Open Access Journals
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LTgMhFCVGTdSFb2N9snApygDDwLLWNhprNb7ibgIMJMakNbX6_V6Y0dSFC3cTMskwHB7nAudchI6M0Mwz5YlymSMw4Tmio-OQZ7qqclZ46ZKJa78YDNTzs75txOpJC-O9T5fP_El8TGf51ch9xK0yGOG50pJBhD6XC8GyWq71s6USc0jovGi8hTKqT9udDvwGRIFMnPDYO2Na76n1J9n0_8qrkpaV3so_K7SKlhv-iNs14Gtoxg_X0dKUq-AGcm18Dy0fNVH4PF3QwKOADY7RJgFy6V7xHdBDEtUf-KZ3fo3PYCmzZljhRjYwGmPgsnhQXxEn3aSvqvBTv4Mbh_NN9NjrPnQuSJNLgTjOswlxLNhCUku9CSLkxjhutJOGBaFo0JZbxqWE2EcGymEyZt5xmxfcUc-sZ4JvodnhaOi3ERYWYrQKaJjkUtiCKSMLCywjM0D9fEVb6Pi7hcu32jKjTKEG1WUNSBkBKRtAWugsovDzavS7TgXQ0mUzfEqulAw2Cyo4JizNLIUqxzPbSsKvGNZCmxGdqe_VwOz8UX6IFi4ervtl_3JwtYsWY33qfZU9NDsZf_h9NO8-Jy_v44PUxb4AtMTNXQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+Scalable+Design+of+a+Full-Stack+Real-Time+OFDM+Baseband+Processor+for+Network-Enabled+VLC+Systems&rft.jtitle=IEEE+access&rft.au=Adiono%2C+Trio&rft.au=Setiawan%2C+Erwin&rft.au=Jonathan%2C+Michael&rft.au=Mulyawan%2C+Rahmat&rft.date=2024&rft.issn=2169-3536&rft.eissn=2169-3536&rft.volume=12&rft.spage=94527&rft.epage=94542&rft_id=info:doi/10.1109%2FACCESS.2024.3425720&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_ACCESS_2024_3425720
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2169-3536&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2169-3536&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2169-3536&client=summon