RoB-Router : A Reorder Buffer Enabled Low Latency Network-on-Chip Router

Traditional input-queued routers in network-on-chips (NoCs) only have a small number of virtual channels (VCs) and packets in a VC are organized in a fixed order. Such design is susceptible to head-of-line (HoL) blocking as only the packet at the head of a VC can be allocated by the switch allocator...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	IEEE transactions on parallel and distributed systems Ročník 29; číslo 9; s. 2090 - 2104
Hlavní autori:	Li, Cunlu, Dong, Dezun, Lu, Zhonghai, Liao, Xiangke
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	New York IEEE 01.09.2018 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:	Buffers Communications traffic Complexity theory Network latency Network on chip Packet switching packets scheduling Performance degradation Performance enhancement Pipelines Queues reorder buffer Resource management Routers Scheduling switch allocation Switches System on chip
ISSN:	1045-9219, 1558-2183, 1558-2183
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!