RoB-Router : A Reorder Buffer Enabled Low Latency Network-on-Chip Router

Traditional input-queued routers in network-on-chips (NoCs) only have a small number of virtual channels (VCs) and packets in a VC are organized in a fixed order. Such design is susceptible to head-of-line (HoL) blocking as only the packet at the head of a VC can be allocated by the switch allocator...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on parallel and distributed systems Jg. 29; H. 9; S. 2090 - 2104
Hauptverfasser:	Li, Cunlu, Dong, Dezun, Lu, Zhonghai, Liao, Xiangke
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.09.2018 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	Buffers Communications traffic Complexity theory Network latency Network on chip Packet switching packets scheduling Performance degradation Performance enhancement Pipelines Queues reorder buffer Resource management Routers Scheduling switch allocation Switches System on chip
ISSN:	1045-9219, 1558-2183, 1558-2183
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Abstract	Traditional input-queued routers in network-on-chips (NoCs) only have a small number of virtual channels (VCs) and packets in a VC are organized in a fixed order. Such design is susceptible to head-of-line (HoL) blocking as only the packet at the head of a VC can be allocated by the switch allocator. Since switch allocation is the critical pipeline stage in on-chip routers, HoL blocking significantly degrades the performance of NoCs. In this paper, we propose to schedule packets in input buffers utilizing reorder buffer (RoB) techniques. We design VCs as RoBs to allow packets located not at the head of a VC to be allocated before the head packets. RoBs reduce the conflicts in switch allocation and mitigate the HoL blocking and thus improve the NoC performance. However, it is hard to reorder all the units in a VC due to circuit complexity and power overhead. We propose RoB-Router, which leverages elastic RoBs in VCs to only allow a part of a VC to act as RoB. RoB-Router automatically determines the length of RoB in a VC based on the number of buffered flits. This design minimizes the resource while achieving excellent efficiency. Furthermore, we propose two independent methods to improve the performance of RoB-Router. One is to optimize the packet order in input buffers by redesigning VC allocation strategy. The other combines RoB-Router with current most efficient switch allocator TS-Router. We perform evaluations and the results show that our design can achieve 46 and 15.7 percent performance improvement in packet latency under synthetic traffic and traces from PARSEC than TS-Router, and the cost of energy and area is moderate. Additionally, average packet latency reduction by our two improving methods under uniform traffic is 13 and 17 percent respectively.
AbstractList	Traditional input-queued routers in network-on-chips (NoCs) only have a small number of virtual channels (VCs) and packets in a VC are organized in a fixed order. Such design is susceptible to head-of-line (HoL) blocking as only the packet at the head of a VC can be allocated by the switch allocator. Since switch allocation is the critical pipeline stage in on-chip routers, HoL blocking significantly degrades the performance of NoCs. In this paper, we propose to schedule packets in input buffers utilizing reorder buffer (RoB) techniques. We design VCs as RoBs to allow packets located not at the head of a VC to be allocated before the head packets. RoBs reduce the conflicts in switch allocation and mitigate the HoL blocking and thus improve the NoC performance. However, it is hard to reorder all the units in a VC due to circuit complexity and power overhead. We propose RoB-Router, which leverages elastic RoBs in VCs to only allow a part of a VC to act as RoB. RoB-Router automatically determines the length of RoB in a VC based on the number of buffered flits. This design minimizes the resource while achieving excellent efficiency. Furthermore, we propose two independent methods to improve the performance of RoB-Router. One is to optimize the packet order in input buffers by redesigning VC allocation strategy. The other combines RoB-Router with current most efficient switch allocator TS-Router. We perform evaluations and the results show that our design can achieve 46 and 15.7 percent performance improvement in packet latency under synthetic traffic and traces from PARSEC than TS-Router, and the cost of energy and area is moderate. Additionally, average packet latency reduction by our two improving methods under uniform traffic is 13 and 17 percent respectively.
Author	Dong, Dezun Lu, Zhonghai Liao, Xiangke Li, Cunlu
Author_xml	– sequence: 1 givenname: Cunlu orcidid: 0000-0002-3724-6878 surname: Li fullname: Li, Cunlu email: cunluli@nudt.edu.cn organization: National Laboratory for Parallel and Distributed Processing, and Collaborative Innovation Center of High Performance Computing, College of Computer, National University of Defense Technology, Changsha, China – sequence: 2 givenname: Dezun orcidid: 0000-0001-6243-8479 surname: Dong fullname: Dong, Dezun email: dong@nudt.edu.cn organization: National Laboratory for Parallel and Distributed Processing, and Collaborative Innovation Center of High Performance Computing, College of Computer, National University of Defense Technology, Changsha, China – sequence: 3 givenname: Zhonghai orcidid: 0000-0003-0061-3475 surname: Lu fullname: Lu, Zhonghai email: zhonghai@kth.se organization: School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology, Stockholm, Sweden – sequence: 4 givenname: Xiangke orcidid: 0000-0002-6125-3330 surname: Liao fullname: Liao, Xiangke email: xkliao@nudt.edu.cn organization: National Laboratory for Parallel and Distributed Processing, and Collaborative Innovation Center of High Performance Computing, College of Computer, National University of Defense Technology, Changsha, China
BackLink	https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-233586$$DView record from Swedish Publication Index (Kungliga Tekniska Högskolan)
BookMark	eNp9kMtOwzAURC0EElD4AMQmEmsXXzuOHXZ98ZAiQOWxtZzEhtASB8dR1b8nVRALFqzuLObMHc0x2q9dbRA6AzIGIOnl8-P8aUwJyDGVIDine-gIOJeYgmT7vSYxxymF9BAdt-0HIRBzEh-h26Wb4qXrgvHRVTSJlsb5stfTztr-LGqdr00ZZW4TZTqYuthG9yZsnF9hV-PZe9VEA32CDqxet-b0547Qy_XieXaLs4ebu9kkwwVjELCEOAZNUpKUcSl4nDMiSN9NyiTRwojCaip5CjmlIpdWl6WOwabEWigESyQbITzkthvTdLlqfPWp_VY5Xal59TpRzr-pVXhXlDEuk95_Mfgb77460wb14Tpf9xUVBRDAgDPWu2BwFd61rTf2NxeI2g2sdgOr3cDqZ-CeEX-Yogo6VK4OXlfrf8nzgayMMb-fJKOE0YR9A_jdh68
CODEN	ITDSEO
CitedBy_id	crossref_primary_10_1016_j_comnet_2022_109008 crossref_primary_10_1109_TII_2019_2950109 crossref_primary_10_1016_j_vlsi_2023_102059 crossref_primary_10_1007_s11227_022_04712_z crossref_primary_10_1002_cpe_6180 crossref_primary_10_3390_mi14020444 crossref_primary_10_1016_j_matpr_2021_06_234 crossref_primary_10_1109_ACCESS_2021_3111294
Cites_doi	10.1109/INFCOM.1992.263574 10.1109/MICRO.2012.33 10.1109/HPCA.2001.903268 10.1145/1183401.1183430 10.1109/HOTI.2010.11 10.1109/MICRO.2010.10 10.1109/ISCA.2005.34 10.1109/NOCS.2012.31 10.1145/2155620.2155631 10.1145/1273440.1250679 10.1109/HPCA.2012.6169049 10.1145/635506.605421 10.1145/2593069.2593242 10.1109/ISCA.2004.1310774 10.1145/1736065.1736069 10.1109/TCOM.1987.1096719 10.1109/HOTI.2016.023 10.1145/1454115.1454128 10.1109/71.127260
ContentType	Journal Article
Copyright	Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2018
Copyright_xml	– notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2018
DBID	97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D ADTPV AOWAS D8V
DOI	10.1109/TPDS.2018.2817552
DatabaseName	IEEE Xplore (IEEE) IEEE All-Society Periodicals Package (ASPP) Online IEEE Electronic Library (IEL) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional SwePub SwePub Articles SWEPUB Kungliga Tekniska Högskolan
DatabaseTitle	CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional
DatabaseTitleList	Technology Research Database
Database_xml	– sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher
DeliveryMethod	fulltext_linktorsrc
Discipline	Engineering Computer Science
EISSN	1558-2183
EndPage	2104
ExternalDocumentID	oai_DiVA_org_kth_233586 10_1109_TPDS_2018_2817552 8320326
Genre	orig-research
GrantInformation_xml	– fundername: FANEDD grantid: 201450 – fundername: NSFC grantid: 61672526 – fundername: National Key Research and Development Program of China grantid: 2016YFB0200400
GroupedDBID	--Z -~X .DC 0R~ 29I 4.4 5GY 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFO ACIWK AENEX AGQYO AHBIQ AKJIK AKQYR ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS EJD HZ~ IEDLZ IFIPE IPLJI JAVBF LAI M43 MS~ O9- OCL P2P PQQKQ RIA RIE RNS TN5 TWZ UHB AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D 5VS ABFSI ADTPV AETIX AGSQL AI. AIBXA ALLEH AOWAS D8V E.L H~9 ICLAB IFJZH RNI RZB VH1
ID	FETCH-LOGICAL-c331t-81441a0906d4d754b30700458866a7e7cfa28591b227b8fadda41f90ff1c73683
IEDL.DBID	RIE
ISICitedReferencesCount	15
ISICitedReferencesURI	http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000441445500013&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN	1045-9219 1558-2183
IngestDate	Tue Nov 04 16:24:03 EST 2025 Sun Oct 05 00:16:33 EDT 2025 Tue Nov 18 22:26:32 EST 2025 Sat Nov 29 06:06:46 EST 2025 Wed Aug 27 02:56:19 EDT 2025
IsPeerReviewed	true
IsScholarly	true
Issue	9
Language	English
License	https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
LinkModel	DirectLink
MergedId	FETCHMERGED-LOGICAL-c331t-81441a0906d4d754b30700458866a7e7cfa28591b227b8fadda41f90ff1c73683
Notes	ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14
ORCID	0000-0002-6125-3330 0000-0003-0061-3475 0000-0001-6243-8479 0000-0002-3724-6878
PQID	2117131533
PQPubID	85437
PageCount	15
ParticipantIDs	crossref_citationtrail_10_1109_TPDS_2018_2817552 swepub_primary_oai_DiVA_org_kth_233586 proquest_journals_2117131533 crossref_primary_10_1109_TPDS_2018_2817552 ieee_primary_8320326
PublicationCentury	2000
PublicationDate	2018-09-01
PublicationDateYYYYMMDD	2018-09-01
PublicationDate_xml	– month: 09 year: 2018 text: 2018-09-01 day: 01
PublicationDecade	2010
PublicationPlace	New York
PublicationPlace_xml	– name: New York
PublicationTitle	IEEE transactions on parallel and distributed systems
PublicationTitleAbbrev	TPDS
PublicationYear	2018
Publisher	IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml	– name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References	ref13 ref24 ref12 ref15 ref14 chang (ref5) 2013 ref20 jafri (ref10) 2013 ref11 ref22 ref21 singh (ref23) 2005 ref2 ref1 ref17 ref16 ref19 ref18 ref7 ref4 ref3 ref6 dally (ref8) 2004 hestness (ref9) 2011
References_xml	– ident: ref11 doi: 10.1109/INFCOM.1992.263574 – ident: ref6 doi: 10.1109/MICRO.2012.33 – ident: ref20 doi: 10.1109/HPCA.2001.903268 – ident: ref3 doi: 10.1145/1183401.1183430 – ident: ref2 doi: 10.1109/HOTI.2010.11 – ident: ref1 doi: 10.1109/MICRO.2010.10 – ident: ref14 doi: 10.1109/ISCA.2005.34 – ident: ref24 doi: 10.1109/NOCS.2012.31 – year: 2004 ident: ref8 publication-title: Principles and Practices of Interconnection Networks – start-page: 390 year: 2013 ident: ref5 article-title: TS-Router: On maximizing the quality-of-allocation in the on-chip network publication-title: Proc 19th IEEE Int Symp High Perform Comput Archit – year: 2013 ident: ref10 article-title: apSLIP: A high-performance adaptive-effort pipelined switch allocator – year: 2011 ident: ref9 article-title: Netrace: Dependency-tracking traces for efficient network-on-chip experimentation – ident: ref17 doi: 10.1145/2155620.2155631 – ident: ref13 doi: 10.1145/1273440.1250679 – year: 2005 ident: ref23 article-title: Load-Balanced routing in interconnection networks – ident: ref16 doi: 10.1109/HPCA.2012.6169049 – ident: ref18 doi: 10.1145/635506.605421 – ident: ref21 doi: 10.1145/2593069.2593242 – ident: ref19 doi: 10.1109/ISCA.2004.1310774 – ident: ref22 doi: 10.1145/1736065.1736069 – ident: ref12 doi: 10.1109/TCOM.1987.1096719 – ident: ref15 doi: 10.1109/HOTI.2016.023 – ident: ref4 doi: 10.1145/1454115.1454128 – ident: ref7 doi: 10.1109/71.127260
SSID	ssj0014504
Score	2.3344126
Snippet	Traditional input-queued routers in network-on-chips (NoCs) only have a small number of virtual channels (VCs) and packets in a VC are organized in a fixed...
SourceID	swepub proquest crossref ieee
SourceType	Open Access Repository Aggregation Database Enrichment Source Index Database Publisher
StartPage	2090
SubjectTerms	Buffers Communications traffic Complexity theory Network latency Network on chip Packet switching packets scheduling Performance degradation Performance enhancement Pipelines Queues reorder buffer Resource management Routers Scheduling switch allocation Switches System on chip
Title	RoB-Router : A Reorder Buffer Enabled Low Latency Network-on-Chip Router
URI	https://ieeexplore.ieee.org/document/8320326 https://www.proquest.com/docview/2117131533 https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-233586
Volume	29
WOSCitedRecordID	wos000441445500013&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText	1
inHoldings	1
isFullTextHit
isPrint
journalDatabaseRights	– providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1558-2183 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014504 issn: 1045-9219 databaseCode: RIE dateStart: 19900101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE
link	http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3JSgQxEC1UPOjBXRw3chAPYjSdXpJ4Gzc8yCBueAvpLDgo06Izin9vku5pFETw1g1JCHmpVFVSVQ9gh1sjDDcO56lOsT8lBRalodh5dWQVJf6HR7IJ1uvxhwdxNQH7bS6MtTYGn9mD8Bnf8k2lR-Gq7NDvPuLNjUmYZIzVuVrti0GWR6pA713kWHgxbF4wEyIOb69Ob0IQFz-g3GvLnP7QQZFU5ad9-b1maNQz5_P_m-ECzDX2JOrWG2ARJuxgCebHXA2oEd0lmP1WeHAZLq6rYxyCgXyTI9RF1zaW4ETHo0CXgs5iQpVBl9UHulTBqv5EvTpeHFcDfPLYf0F17xW4Oz-7PbnADacC1mmaDMONX5YoIkhhMsPyrAwyH9NVi0Ixy7RTsaRdSSkrufOnn8oSJ4hziWZpwdNVmBpUA7sGiGijVUZLoxzN8sCpqFRJDC-U4K5QSQfIeJWlbgqOB96LZxkdDyJkAEYGYGQDTAf22i4vdbWNvxovBwDahs3ad2BzDKVs5PFNejfXe-PBtu3Abg1v2y8U2D7t33elR1I-DR8lTdOcF-u_D78BM2ESdZjZJkwNX0d2C6b1-7D_9rod9-QXWDbcag
linkProvider	IEEE
linkToHtml	http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dSxwxEB-sFVoftH4Ur1rNg_gg5sxms7uJb-cXV3o9RM_iW8jmA4-WW9G7lv73Jtm9RaEU-rYLSQj5ZTIzycz8APa5NcJw43CW6hT7U1JgURqKnVdHVlHif3gkmyiGQ353J64W4KjNhbHWxuAz2w2f8S3fVHoWrsqO_e4j3tx4A28zxmhSZ2u1bwYsi2SB3r_IsPCC2LxhJkQcj67Ob0IYF-9S7vVlRl9poUir8trCfFk1NGqay9X_m-MHWGksStSrt8AaLNjJOqzO2RpQI7zrsPyi9OAG9K-rUxzCgXyTE9RD1zYW4USns0CYgi5iSpVBg-o3GqhgV_9BwzpiHFcTfHY_fkB17024vbwYnfVxw6qAdZom03DnxxJFBMkNM0XGyiD1MWE1z1VhC-1ULGpXUlqU3PnzT7HECeJcoos05-lHWJxUE7sFiGijFaOlUY6yLLAqKlUSw3MluMtV0gEyX2Wpm5Ljgfnip4yuBxEyACMDMLIBpgOHbZeHut7GvxpvBADahs3ad2BnDqVsJPJJekfX--PBuu3AQQ1v2y-U2D4ff-9Jj6T8Mb2XNE0znn_6-_B78K4_-jaQgy_Dr9vwPkyoDjrbgcXp48x-hiX9azp-etyN-_MZ9-3fsQ
openUrl	ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=RoB-Router+%3A+A+Reorder+Buffer+Enabled+Low+Latency+Network-on-Chip+Router&rft.jtitle=IEEE+transactions+on+parallel+and+distributed+systems&rft.au=Li%2C+Cunlu&rft.au=Dong%2C+Dezun&rft.au=Lu%2C+Zhonghai&rft.au=Liao%2C+Xiangke&rft.date=2018-09-01&rft.pub=IEEE&rft.issn=1045-9219&rft.volume=29&rft.issue=9&rft.spage=2090&rft.epage=2104&rft_id=info:doi/10.1109%2FTPDS.2018.2817552&rft.externalDocID=8320326
thumbnail_l	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1045-9219&client=summon
thumbnail_m	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1045-9219&client=summon
thumbnail_s	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1045-9219&client=summon