A Low Overhead High Test Compression Technique Using Pattern Clustering With n-Detection Test Support

This paper presents a test data compression scheme that can be used to further improve compressions achieved by linear-feedback shift register (LFSR) reseeding. The proposed compression technique can be implemented with very low hardware overhead. The test data to be stored in the automatic test equ...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:IEEE transactions on very large scale integration (VLSI) systems Ročník 18; číslo 12; s. 1672 - 1685
Hlavní autori: Wang, Seongmoon, Wei, Wenlong, Wang, Zhanglei
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: New York, NY IEEE 01.12.2010
Institute of Electrical and Electronics Engineers
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:
ISSN:1063-8210, 1557-9999
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract This paper presents a test data compression scheme that can be used to further improve compressions achieved by linear-feedback shift register (LFSR) reseeding. The proposed compression technique can be implemented with very low hardware overhead. The test data to be stored in the automatic test equipment (ATE) memory are much smaller than that for previously published schemes, and the number of test patterns that need to be generated is smaller than other weighted random pattern testing schemes. The proposed technique can be extended to generate test patterns that achieve high n-detection fault coverage. This technique compresses a regular 1-detection test cube set instead of an n-detection test cube set, which is typically n times larger. Hence, the volume of compressed test data for n-detection test is comparable to that for 1-detection test. Experimental results on a large industry design show that over 1600X compression is achievable by the proposed scheme with the test sequence length, which is comparable to that of highly compacted deterministic patterns. Experimental results on n -detection test show that test patterns generated by the proposed decompressor can achieve very high 5-detection stuck-at fault coverage and high compression for large benchmark circuits.
AbstractList This paper presents a test data compression scheme that can be used to further improve compressions achieved by linear-feedback shift register (LFSR) reseeding. The proposed compression technique can be implemented with very low hardware overhead. The test data to be stored in the automatic test equipment (ATE) memory are much smaller than that for previously published schemes, and the number of test patterns that need to be generated is smaller than other weighted random pattern testing schemes. The proposed technique can be extended to generate test patterns that achieve high $n$-detection fault coverage. This technique compresses a regular 1-detection test cube set instead of an $n$-detection test cube set, which is typically $n$ times larger. Hence, the volume of compressed test data for $n$-detection test is comparable to that for 1-detection test. Experimental results on a large industry design show that over 1600X compression is achievable by the proposed scheme with the test sequence length, which is comparable to that of highly compacted deterministic patterns. Experimental results on $n$ -detection test show that test patterns generated by the proposed decompressor can achieve very high 5-detection stuck-at fault coverage and high compression for large benchmark circuits.
Author Seongmoon Wang
Zhanglei Wang
Wenlong Wei
Author_xml – sequence: 1
  givenname: Seongmoon
  surname: Wang
  fullname: Wang, Seongmoon
– sequence: 2
  givenname: Wenlong
  surname: Wei
  fullname: Wei, Wenlong
– sequence: 3
  givenname: Zhanglei
  surname: Wang
  fullname: Wang, Zhanglei
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=23598809$$DView record in Pascal Francis
BookMark eNp9kE1LAzEQhoMo-PkH9BIQj6uTZLObHKV-QkHBqsclTWdtpGbXJFX892Zt8eDBHJJheN6Z8OySTd95JOSQwSljoM8mT-OH21MOoPPFq5LDBtlhUtaFzmcz11CJQnEG22Q3xlcAVpYadgie03H3Se8-MMzRzOiNe5nTCcZER91bHzBG1_ncsHPv3pdIH6PzL_TepITB09FiGXMxtJ5dmlNfXGBCm1aZPORh2fddSPtkqzWLiAfrd488Xl1ORjfF-O76dnQ-LqzgMhVCsprVWOpaTbmu2ilUjBtuRMlmra6rVlsmhC5nRlqYatW2RkjUdlYZQCOnYo8cr-b2ocu_jal57ZbB55UNAwW1llroTJ2sKROtWbTBeOti0wf3ZsJXw4XUSsHA8RVnQxdjwPYXYdAM2psf7c2gvVlrzyH1J2RdMoORFIxb_B89WkUdIv7uklmNUlx8A-U7kgo
CODEN IEVSE9
CitedBy_id crossref_primary_10_3390_app142310769
crossref_primary_10_1080_00207217_2013_828189
crossref_primary_10_1109_TCAD_2015_2413416
crossref_primary_10_1371_journal_pone_0308796
crossref_primary_10_1109_MAES_2014_130192
Cites_doi 10.1109/DATE.2005.110
10.1109/TC.2003.1223641
10.1109/TEST.2001.966709
10.1109/TEST.2002.1041775
10.1109/ATS.2003.1250799
10.1109/TEST.1993.470595
10.1109/ICCD.2003.1240913
10.1109/4.92026
10.1109/FTCS.1999.781060
10.1109/TCAD.2004.826558
10.1109/ISQED.2006.94
10.1109/TVLSI.2004.837985
10.1109/TEST.1995.529895
10.1109/43.469663
10.1109/TCAD.2009.2015741
10.1109/ATS.2007.52
10.1109/43.238040
ContentType Journal Article
Copyright 2015 INIST-CNRS
Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Dec 2010
Copyright_xml – notice: 2015 INIST-CNRS
– notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Dec 2010
DBID 97E
RIA
RIE
AAYXX
CITATION
IQODW
7SP
8FD
L7M
DOI 10.1109/TVLSI.2009.2026420
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Pascal-Francis
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList Technology Research Database

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Applied Sciences
EISSN 1557-9999
EndPage 1685
ExternalDocumentID 2772419111
23598809
10_1109_TVLSI_2009_2026420
5325882
Genre orig-research
GroupedDBID -~X
.DC
0R~
29I
3EH
4.4
5GY
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABFSI
ABQJQ
ABVLG
ACGFS
ACIWK
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
E.L
EBS
EJD
HZ~
H~9
ICLAB
IEDLZ
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
RIA
RIE
RNS
TN5
VH1
AAYXX
CITATION
IQODW
RIG
7SP
8FD
L7M
ID FETCH-LOGICAL-c325t-351717e4978b296fb0612a2a341df976f9c13394da5c0b98ffa35e9cd6a0ea5b3
IEDL.DBID RIE
ISICitedReferencesCount 7
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000284546000005&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1063-8210
IngestDate Mon Jun 30 06:07:08 EDT 2025
Mon Jul 21 09:18:10 EDT 2025
Tue Nov 18 22:08:49 EST 2025
Sat Nov 29 03:36:02 EST 2025
Tue Aug 26 17:14:28 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 12
Keywords test data compression
linear decompression
Data compression
Feedback regulation
Compact design
Automatic test
Linear-feedback shift register (LFSR) reseeding
Stuck at fault
Aggregation
Shift register
n-detection testing
Testing equipment
Deterministic approach
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
CC BY 4.0
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c325t-351717e4978b296fb0612a2a341df976f9c13394da5c0b98ffa35e9cd6a0ea5b3
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
PQID 1080795939
PQPubID 85424
PageCount 14
ParticipantIDs crossref_primary_10_1109_TVLSI_2009_2026420
ieee_primary_5325882
crossref_citationtrail_10_1109_TVLSI_2009_2026420
proquest_journals_1080795939
pascalfrancis_primary_23598809
PublicationCentury 2000
PublicationDate 2010-12-01
PublicationDateYYYYMMDD 2010-12-01
PublicationDate_xml – month: 12
  year: 2010
  text: 2010-12-01
  day: 01
PublicationDecade 2010
PublicationPlace New York, NY
PublicationPlace_xml – name: New York, NY
– name: New York
PublicationTitle IEEE transactions on very large scale integration (VLSI) systems
PublicationTitleAbbrev TVLSI
PublicationYear 2010
Publisher IEEE
Institute of Electrical and Electronics Engineers
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: Institute of Electrical and Electronics Engineers
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
wang (ref4) 2006
ref14
pomeranz (ref19) 2003
ref30
ref11
ref10
(ref15) 1997
ref2
ref1
(ref6) 2005
goel (ref26) 1979
ref16
tseng (ref18) 2001
huang (ref31) 2006
wohl (ref5) 2003
knemann (ref3) 1991
lee (ref20) 2002
ref24
ref23
polian (ref17) 2004; 151
ref21
wang (ref25) 2007
ref27
lee (ref22) 1982
ref29
ref8
ref7
ref9
abramovici (ref28) 1990
wang (ref12) 2005
References_xml – start-page: 94
  year: 2002
  ident: ref20
  article-title: a new atpg algorithm to limit test set size and achieve multiple detections of all faults
  publication-title: Proc Des Autom Test Eur
– ident: ref24
  doi: 10.1109/DATE.2005.110
– start-page: 182
  year: 1979
  ident: ref26
  article-title: test generation & dynamic compaction of tests
  publication-title: Dig Papers Test Conf
– ident: ref30
  doi: 10.1109/TC.2003.1223641
– start-page: 404
  year: 2001
  ident: ref18
  article-title: an evaluation of pseudo random testing for detecting real defects
  publication-title: Proc VLSI Test Symp
– ident: ref13
  doi: 10.1109/TEST.2001.966709
– ident: ref1
  doi: 10.1109/TEST.2002.1041775
– ident: ref10
  doi: 10.1109/ATS.2003.1250799
– start-page: 237
  year: 1991
  ident: ref3
  article-title: LFSR-coded test patterns for scan designs
  publication-title: Proc Eur Des Test Conf
– volume: 151
  start-page: 235
  year: 2004
  ident: ref17
  article-title: exact computation of maximally dominating faults and its application to <tex notation="tex">$n$</tex> -detection tests for full-scan circuits
  publication-title: Proc Inst Electr Eng
– start-page: 566
  year: 2003
  ident: ref5
  article-title: efficient compression and application of deterministic patterns in a logic bist architecture
  publication-title: Proc IEEE-ACM Design Autom Conf
– ident: ref7
  doi: 10.1109/TEST.1993.470595
– start-page: 1
  year: 2007
  ident: ref25
  article-title: a low cost test data compression technique for high <tex notation="tex">$n$</tex>-detection fault coverage
  publication-title: Proc Int Test Conf
– start-page: 748
  year: 2003
  ident: ref19
  article-title: on test data compression and <tex notation="tex">$n$</tex>-detection test sets
  publication-title: Proc IEEE-ACM Des Autom Conf
– ident: ref9
  doi: 10.1109/ICCD.2003.1240913
– year: 2005
  ident: ref6
  publication-title: Test & Test Equipment
– ident: ref8
  doi: 10.1109/4.92026
– ident: ref23
  doi: 10.1109/FTCS.1999.781060
– ident: ref2
  doi: 10.1109/TCAD.2004.826558
– year: 2006
  ident: ref31
  article-title: on n-detect pattern set optimization
  publication-title: IEEE Int Symp Quality Electronic Design
  doi: 10.1109/ISQED.2006.94
– year: 1997
  ident: ref15
  publication-title: Hybrid pattern self-testing of integrated circuits
– ident: ref11
  doi: 10.1109/TVLSI.2004.837985
– start-page: 74
  year: 1982
  ident: ref22
  article-title: using a single input to support multiple scan chains
  publication-title: Proc IEEE Int Conf Comput -Aided Des
– year: 2005
  ident: ref12
  article-title: xwrc: externally-loaded weighted random pattern testing for input test data compression
  publication-title: Int Test Conf
– year: 1990
  ident: ref28
  publication-title: Digital Systems Testing and Testable Design
– year: 2006
  ident: ref4
  publication-title: VLSI Test Principles and Architectures
– ident: ref21
  doi: 10.1109/TEST.1995.529895
– ident: ref27
  doi: 10.1109/43.469663
– ident: ref29
  doi: 10.1109/TCAD.2009.2015741
– ident: ref16
  doi: 10.1109/ATS.2007.52
– ident: ref14
  doi: 10.1109/43.238040
SSID ssj0014490
Score 1.9685308
Snippet This paper presents a test data compression scheme that can be used to further improve compressions achieved by linear-feedback shift register (LFSR)...
SourceID proquest
pascalfrancis
crossref
ieee
SourceType Aggregation Database
Index Database
Enrichment Source
Publisher
StartPage 1672
SubjectTerms Applied sciences
Automatic test equipment
Automatic testing
Circuit faults
Circuit properties
Circuit testing
Digital circuits
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
Hardware
Image coding
linear decompression
Linear-feedback shift register (LFSR) reseeding
n-detection testing
Pattern clustering
Shift registers
Studies
Test data compression
Test pattern generators
Test systems
Testing, measurement, noise and reliability
Title A Low Overhead High Test Compression Technique Using Pattern Clustering With n-Detection Test Support
URI https://ieeexplore.ieee.org/document/5325882
https://www.proquest.com/docview/1080795939
Volume 18
WOSCitedRecordID wos000284546000005&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1557-9999
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014490
  issn: 1063-8210
  databaseCode: RIE
  dateStart: 19930101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8NAEB6qeNCDb7Fayx68aTTNbtLsUXygUKpgfdzCvoKCpGJT_fvObNKgKIK3kGySZWczO5P95vsA9mNnuNCCBzq3LhDWmkBjqB8oqgmJtY6l38G_H_SHw_TxUd604LCphXHOefCZO6JDv5dvx2ZKv8qOYx7FGBHOwVy_n1S1Ws2OgRCyYh5IeJBiHjMrkAnl8eh-cHtVUVNiqo8Bd_htEfKqKoSJVBMclrzSs_jhmv16c7Hyv56uwnIdV7KTaiKsQcsV67D0hW1wA9wJG4w_2DVOXvTAlhHEg43w1YycQoWHLdhoRurKPJqA3XgCzoKdvkyJU4FOPTyXT6wIzlzpcVxF9RDSB8VYfhPuLs5Hp5dBrbIQGOxkSVB-TOkcKc3pSCa5pqBHRQqXN5tjsJJLg3msFFbFJtQyzXPFYyeNTVToVKz5FswX48JtA9PoH5QQoeF9LniepjY1xP-FbiXp9RLXht5s2DNTU5CTEsZL5lORUGbeVCSNKbPaVG04aO55rQg4_my9QcZoWtZ2aEP3m3Wb6xERGKahbENnZu6s_ognnjuVpNi53Pn9sbuwGDXolg7Ml29TtwcL5r18nrx1_fz8BD3f4dA
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LT9wwEB4BRYIeKE-xLQUfuEHYbOxk4-OKFoGabpEIj1vkVwQSyiI22_79zjjZCFSE1FuUOInlccYz8TffB3AYO8OFFjzQpXWBsNYEGkP9QFFNSKx1LP0O_k02HI_Tuzt5uQDHXS2Mc86Dz9wJHfq9fDsxM_pV1o95FGNEuAgfSDmrrdbq9gyEkA33QMKDFDOZeYlMKPv5TXZ10ZBTYrKPIXf4ahnyuiqEilRTHJiyUbT4xzn7Fefs0__1dR3W2siSjZqpsAELrtqEjy_4BrfAjVg2-cN-4fRFH2wZgTxYjq9m5BYaRGzF8jmtK_N4AnbpKTgrdvo4I1YFOnX7UN-zKvjmao_kqpqHkEIoRvPbcH32PT89D1qdhcBgJ2sC82NS50hrTkcyKTWFPSpSuMDZEsOVUhrMZKWwKjahlmlZKh47aWyiQqdizXdgqZpUbheYRg-hhAgNH3LByzS1qSEGMHQsyWCQuB4M5sNemJaEnLQwHgufjISy8KYicUxZtKbqwVF3z1NDwfFu6y0yRteytUMP9l9Zt7seEYVhGsoe7M3NXbSf8dSzp5IYO5ef337sAayc5z-zIrsY__gCq1GHddmDpfp55r7CsvldP0yf9_1c_QspCuUZ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+Low+Overhead+High+Test+Compression+Technique+Using+Pattern+Clustering+With+n-Detection+Test+Support&rft.jtitle=IEEE+transactions+on+very+large+scale+integration+%28VLSI%29+systems&rft.au=Seongmoon+Wang&rft.au=Wenlong+Wei&rft.au=Zhanglei+Wang&rft.date=2010-12-01&rft.pub=IEEE&rft.issn=1063-8210&rft.volume=18&rft.issue=12&rft.spage=1672&rft.epage=1685&rft_id=info:doi/10.1109%2FTVLSI.2009.2026420&rft.externalDocID=5325882
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-8210&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-8210&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-8210&client=summon