Approximate Multipliers Using Bio-Inspired Algorithm

As most of the real-world problems are imprecise, dedicating a lot of hardware for precise computations is futile for low-power applications and few applications where the precision is not of paramount importance. For such applications an imprecise computational block is sufficient if it has other p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of electrical engineering & technology Jg. 16; H. 1; S. 559 - 568
Hauptverfasser: Senthilkumar, K. K., Kumarasamy, Kunaraj, Dhandapani, Vaithiyanathan
Format: Journal Article
Sprache:Englisch
Veröffentlicht: Singapore Springer Singapore 01.01.2021
대한전기학회
Schlagworte:
Electrical Engineering
Electrical Machines and Networks
Electronics and Microelectronics
Engineering
Instrumentation
Original Article
Power Electronics
전기공학
Imprecise computation
Low power arithmetic
Cartesian Genetic Programming
Recursive multiplier
Evolutionary computation
ISSN:1975-0102, 2093-7423
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:As most of the real-world problems are imprecise, dedicating a lot of hardware for precise computations is futile for low-power applications and few applications where the precision is not of paramount importance. For such applications an imprecise computational block is sufficient if it has other performance benefits like low power and low area. We propose Constrained Cartesian Genetic Programming (CCGP), a variant of CGP to evolve lower order imprecise multipliers and further the higher order multipliers are constructed from them. Gate-level architectures for 2 × 2, 3 × 2, 3 × 3 and 4 × 4 imprecise multipliers are evolved. Also, we propose few partitioning methodologies for the construction of higher order multipliers using the evolved imprecise lower order multipliers. The constructed evolved-partitioned multiplier (EPM) of orders 8 × 8 and 16 × 16 has significant performance benefits over the existing multiplier architectures in terms of cell area and power. The circuits are synthesized using Cadence SoC Encounter ® using TSMC ® 180 nm standard cell library. The 16-bit EPMs show a maximum power reduction of 33% compared to other truncated multipliers and an area improvement of 2%.
ISSN:1975-0102
2093-7423
DOI:10.1007/s42835-020-00564-w