Direct Neural-Network Hardware-Implementation Algorithm

An algorithm for compact neural-network hardware implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on industrial electronics (1982) Jg. 57; H. 5; S. 1845 - 1848
Hauptverfasser:	Dinu, Andrei, Cirstea, Marcian N, Cirstea, Silvia E
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.05.2010 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	Activation Algorithms Artificial neural networks Boolean functions Bridge circuits Digitization Field-programmable gate array (FPGA) Hardware Hardware design languages hardware implementation Integrated circuit packaging Learning theory Logic gates Mathematical analysis Mathematical model Mathematical models Neural networks Neurons Software design Very high speed integrated circuits
ISSN:	0278-0046, 1557-9948
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!