Direct Neural-Network Hardware-Implementation Algorithm

An algorithm for compact neural-network hardware implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on industrial electronics (1982) Vol. 57; no. 5; pp. 1845 - 1848
Main Authors: Dinu, Andrei, Cirstea, Marcian N, Cirstea, Silvia E
Format: Journal Article
Language:English
Published: New York IEEE 01.05.2010
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Activation
Algorithms
Artificial neural networks
Boolean functions
Bridge circuits
Digitization
Field-programmable gate array (FPGA)
Hardware
Hardware design languages
hardware implementation
Integrated circuit packaging
Learning theory
Logic gates
Mathematical analysis
Mathematical model
Mathematical models
Neural networks
Neurons
Software design
Very high speed integrated circuits
ISSN:0278-0046, 1557-9948
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract An algorithm for compact neural-network hardware implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical model digitization, conversion of the digitized model into a logic-gate structure, and hardware optimization by elimination of redundant logic gates. A set of C++ programs automates algorithm implementation, generating an optimized very high speed integrated circuit hardware description language code. This strategy bridges the gap between ANN design software and hardware design packages (Xilinx). Although the method is directly applicable only to neurons with step activation functions, it can be extended to sigmoidal functions.
AbstractList An algorithm for compact neural-network hardware implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical model digitization, conversion of the digitized model into a logic-gate structure, and hardware optimization by elimination of redundant logic gates. A set of C++ programs automates algorithm implementation, generating an optimized very high speed integrated circuit hardware description language code. This strategy bridges the gap between ANN design software and hardware design packages (Xilinx). Although the method is directly applicable only to neurons with step activation functions, it can be extended to sigmoidal functions.
Author Cirstea, Marcian N
Dinu, Andrei
Cirstea, Silvia E
Author_xml – sequence: 1
  givenname: Andrei
  surname: Dinu
  fullname: Dinu, Andrei
  email: andrei.dinu@goodrich.com
  organization: Goodrich Corp., Birmingham, UK
– sequence: 2
  givenname: Marcian N
  surname: Cirstea
  fullname: Cirstea, Marcian N
  email: marcian@ieee.org
  organization: Anglia Ruskin Univ., Cambridge, UK
– sequence: 3
  givenname: Silvia E
  surname: Cirstea
  fullname: Cirstea, Silvia E
  email: silvia.cirstea@anglia.ac.uk
  organization: Anglia Ruskin Univ., Cambridge, UK
BookMark eNp9kD1PwzAQhi1UJNrCjsRSiYEp5WwnsT1WpdBKVVnKHDnOBVzyUWxHFf-eVEUMHVjulue9j2dEBk3bICG3FKaUgnrcrhZTBqD6wjkocUGGNElEpFQsB2QITMgIIE6vyMj7HQCNE5oMiXiyDk2YbLBzuoo2GA6t-5wstSsO2mG0qvcV1tgEHWzbTGbVe-ts-KivyWWpK483v31M3p4X2_kyWr--rOazdWQ44yHSmkmZF1wYlApMoVNZaslYQaEsUOWxpDEvizynaax0mXPFNQMDKfI4Rkj5mDyc5u5d-9WhD1ltvcGq0g22nc9EwgXnMmE9eX9G7trONf1xGe2_p6mgivYUnCjjWu8dltne2Vq77x7KjiKzXmR2FJn9iuwj6VnE2JOO4LSt_gvenYIWEf_2JEwC45z_AFSYgPg
CODEN ITIED6
CitedBy_id crossref_primary_10_1109_TII_2012_2226451
crossref_primary_10_1109_TIE_2011_2165451
crossref_primary_10_1016_j_asoc_2014_12_018
crossref_primary_10_1109_TIE_2010_2070770
crossref_primary_10_1109_TII_2016_2532118
crossref_primary_10_1109_TIE_2019_2905825
crossref_primary_10_1109_TII_2016_2555936
crossref_primary_10_3233_ICA_170538
crossref_primary_10_1007_s11767_012_0753_7
crossref_primary_10_1016_j_compbiomed_2018_06_007
crossref_primary_10_1002_etep_583
crossref_primary_10_1049_joe_2018_8879
crossref_primary_10_1109_TII_2011_2158843
crossref_primary_10_1109_TII_2012_2187914
crossref_primary_10_3390_mi15020247
crossref_primary_10_1109_TII_2011_2123908
crossref_primary_10_1109_TII_2013_2294137
crossref_primary_10_1109_TFUZZ_2013_2290140
crossref_primary_10_1016_j_compbiomed_2025_110349
crossref_primary_10_1109_TII_2011_2123906
crossref_primary_10_1109_TII_2012_2193891
crossref_primary_10_1088_1757_899X_466_1_012094
crossref_primary_10_1109_TIE_2020_3034856
crossref_primary_10_1109_TIE_2017_2652403
crossref_primary_10_1016_j_vlsi_2023_04_002
crossref_primary_10_1016_j_compbiomed_2016_08_009
crossref_primary_10_1109_TNNLS_2012_2199517
crossref_primary_10_1109_TIE_2010_2040557
crossref_primary_10_1007_s00034_023_02318_1
crossref_primary_10_1007_s00521_015_2034_5
crossref_primary_10_1016_j_scs_2018_07_002
crossref_primary_10_1109_ACCESS_2020_2986298
crossref_primary_10_1109_TNNLS_2015_2460991
crossref_primary_10_1016_j_sysarc_2015_07_015
crossref_primary_10_1109_JLT_2023_3234327
Cites_doi 10.1109/TIE.2007.911946
10.1109/PCC.2002.998107
10.1109/TIE.2007.898281
10.1109/TIE.2006.888683
10.1109/TIE.2008.2003319
10.1109/TIE.2008.917161
10.1109/ISIE.2007.4374572
10.1109/TIE.2007.898279
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) May 2010
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) May 2010
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
L7M
F28
FR3
DOI 10.1109/TIE.2009.2033097
DatabaseName IEEE Xplore (IEEE)
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
ANTE: Abstracts in New Technology & Engineering
Engineering Research Database
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
Engineering Research Database
ANTE: Abstracts in New Technology & Engineering
DatabaseTitleList Engineering Research Database

Technology Research Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1557-9948
EndPage 1848
ExternalDocumentID 2716655411
10_1109_TIE_2009_2033097
5280233
Genre orig-research
GroupedDBID -~X
.DC
0R~
29I
4.4
5GY
5VS
6IK
97E
9M8
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFO
ACGFS
ACIWK
ACKIV
ACNCT
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
HZ~
H~9
IBMZZ
ICLAB
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
MS~
O9-
OCL
P2P
RIA
RIE
RNS
TAE
TN5
TWZ
VH1
VJK
AAYXX
CITATION
7SP
8FD
L7M
RIG
F28
FR3
ID FETCH-LOGICAL-c323t-aa288bd37ce890cda68fa822d10fde9b48143fdbb1649afb393a20c06e344e063
IEDL.DBID RIE
ISICitedReferencesCount 51
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000276680000038&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 0278-0046
IngestDate Sun Sep 28 10:38:44 EDT 2025
Mon Jun 30 10:25:25 EDT 2025
Tue Nov 18 22:35:38 EST 2025
Sat Nov 29 04:00:01 EST 2025
Tue Aug 26 17:01:33 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 5
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c323t-aa288bd37ce890cda68fa822d10fde9b48143fdbb1649afb393a20c06e344e063
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ObjectType-Article-2
ObjectType-Feature-1
content type line 23
PQID 1027167191
PQPubID 85464
PageCount 4
ParticipantIDs ieee_primary_5280233
crossref_primary_10_1109_TIE_2009_2033097
proquest_miscellaneous_753733852
proquest_journals_1027167191
crossref_citationtrail_10_1109_TIE_2009_2033097
PublicationCentury 2000
PublicationDate 2010-May
2010-05-00
20100501
PublicationDateYYYYMMDD 2010-05-01
PublicationDate_xml – month: 05
  year: 2010
  text: 2010-May
PublicationDecade 2010
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on industrial electronics (1982)
PublicationTitleAbbrev TIE
PublicationYear 2010
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref12
(ref3) 1997; 44
(ref4) 1999; 46
cirstea (ref9) 2002
ref10
ref2
ref8
ref7
dinu (ref11) 2000
ref6
(ref1) 2001
ref5
References_xml – ident: ref8
  doi: 10.1109/TIE.2007.911946
– ident: ref12
  doi: 10.1109/PCC.2002.998107
– volume: 46
  year: 1999
  ident: ref4
  article-title: special section: fusion of neural nets, fuzzy systems and genetic algorithms in industrial applications
  publication-title: IEEE Trans Ind Electron
– year: 2000
  ident: ref11
  publication-title: FPGA neural controller for three phase sensorless induction motor drive systems
– ident: ref6
  doi: 10.1109/TIE.2007.898281
– ident: ref13
  doi: 10.1109/TIE.2006.888683
– ident: ref2
  doi: 10.1109/TIE.2008.2003319
– year: 2002
  ident: ref9
  publication-title: Neural and Fuzzy Logic Control of Drives and Power Systems
– year: 2001
  ident: ref1
  article-title: future prospects for neural networks
  publication-title: European Network of Excellence in Neural Networks
– ident: ref7
  doi: 10.1109/TIE.2008.917161
– ident: ref10
  doi: 10.1109/ISIE.2007.4374572
– volume: 44
  year: 1997
  ident: ref3
  article-title: special section: neural networks for robotics
  publication-title: IEEE Trans Ind Electron
– ident: ref5
  doi: 10.1109/TIE.2007.898279
SSID ssj0014515
Score 2.2515905
Snippet An algorithm for compact neural-network hardware implementation is presented, which exploits the special properties of the Boolean functions describing the...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 1845
SubjectTerms Activation
Algorithms
Artificial neural networks
Boolean functions
Bridge circuits
Digitization
Field-programmable gate array (FPGA)
Hardware
Hardware design languages
hardware implementation
Integrated circuit packaging
Learning theory
Logic gates
Mathematical analysis
Mathematical model
Mathematical models
Neural networks
Neurons
Software design
Very high speed integrated circuits
Title Direct Neural-Network Hardware-Implementation Algorithm
URI https://ieeexplore.ieee.org/document/5280233
https://www.proquest.com/docview/1027167191
https://www.proquest.com/docview/753733852
Volume 57
WOSCitedRecordID wos000276680000038&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1557-9948
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014515
  issn: 0278-0046
  databaseCode: RIE
  dateStart: 19820101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEB5a8aAHX1WsL_bgRTA2TfaVo0iLghQPFXpb8phood1KH_r3TXa3S0ERvC1sNiyTTWa-_Wa-AbiWqGJjLScxUk1Cw7vEeTlN0NrYCBOnRhYirs_JYJCORuKlAbd1LQwiFslneOcvCy7fzPTK_yrrRMzLlfEmNJMkLmu1asYgjMpuBcwrxjrQt6YkqegMn3qlMCWjDr17eacNF1T0VPlxEBfepb__v_c6gL0qigzuy2U_hAbmR7C7oS3YgqQ8zAKvviEnZFCmeweeqf-ScySFLPC0qjzKg_vJ22w-Xr5Pj-G13xs-PJKqSwLRnPElkZKlqTI80ZgKqo2MUyud2zddag0KFaYuJLJGKQeMhLSKCy4Z1TRGHoboIpQT2MpnOZ5CILpaMIyZFkjD0GGNSLrwMBLSWK20Um3orA2X6UpC3HeymGQFlKAic6b2jS1FVpm6DTf1Ex-lfMYfY1vetPW4yqptuFivTVbtr4Wbgzmglziw2Yagvu12hqc7ZI6z1SJzQCxxADxiZ79PfA4761QA2r2AreV8hZewrT-X48X8qvi6vgFWJM0V
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTxsxEB6ltFLLgbZA1UAoe-gFCRPH9j58RIgoUUPUQypxW_kxhkhhg_Iofx97d7OKBELittJ6rdV47Zlvv5lvAH4r1Il1jpMEqSHC8h7xXs4QdC6x0iaZVaWI6ygdj7PbW_m3BedNLQwilslneBEuSy7fzs06_CrrxizIlfEP8DEWgtGqWqvhDERc9StgQTPWw74NKUlldzK8rqQpGfX4PQg8bTmhsqvKi6O49C_9r-97s2-wV8eR0WW18N-hhcU-7G6pCx5AWh1nUdDfUDMyrhK-o8DVP6kFklIY-KGuPSqiy9ndfDFd3T8cwr_-9eRqQOo-CcRwxldEKZZl2vLUYCapsSrJnPKO3_aosyi1yHxQ5KzWHhpJ5TSXXDFqaIJcCPQxyg_YKeYF_oRI9oxkmDAjkQrh0UasfIAYS2Wd0UbrNnQ3hstNLSIeelnM8hJMUJl7U4fWljKvTd2Gs-aJx0pA442xB8G0zbjaqm3obNYmr3fY0s_BPNRLPdxsQ9Tc9nsjEB6qwPl6mXsolnoIHrOj1yc-hc-Dyc0oHw3Hf47hyyYxgPY6sLNarPEEPpn_q-ly8av80p4BLEHQXA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Direct+Neural-Network+Hardware-Implementation+Algorithm&rft.jtitle=IEEE+transactions+on+industrial+electronics+%281982%29&rft.au=Dinu%2C+Andrei&rft.au=Cirstea%2C+Marcian+N&rft.au=Cirstea%2C+Silvia+E&rft.date=2010-05-01&rft.issn=0278-0046&rft.volume=57&rft.issue=5&rft.spage=1845&rft.epage=1848&rft_id=info:doi/10.1109%2FTIE.2009.2033097&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_TIE_2009_2033097
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0046&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0046&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0046&client=summon