10 Clock-Periods Pipelined Implementation of AES-128 Encryption-Decryption Algorithm up to 28 Gbit/s Real Throughput by Xilinx Zynq UltraScale+ MPSoC ZCU102 Platform

The security of communication and computer systems is an increasingly important issue, nowadays pervading all areas of human activity (e.g., credit cards, website encryption, medical data, etc.). Furthermore, the development of high-speed and light-weight implementations of the encryption algorithms...

Full description

Saved in:

Bibliographic Details
Published in:	Electronics (Basel) Vol. 9; no. 10; p. 1665
Main Authors:	Visconti, Paolo, Capoccia, Stefano, Venere, Eugenio, Velázquez, Ramiro, Fazio, Roberto de
Format:	Journal Article
Language:	English
Published:	Basel MDPI AG 01.10.2020
Subjects:	Algorithms Communication Communications systems Encryption Field programmable gate arrays Flexibility High speed Network security Packets (communication) Security systems Software Websites Weight reduction Wireless communications Wireless networks United States > US
ISSN:	2079-9292, 2079-9292
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!