Modeling of Doped Fully Depleted Behavior Induced by Total Ionizing Dose in Voltage Reference Circuits From a 65-nm Partially Depleted SOI Technology

In this article, a doped fully depleted silicon on insulator (FDSOI) behavior for the 65-nm partially depleted silicon on insulator (PDSOI) technology is demonstrated to understand the output voltage shift of a voltage reference (VR) undergoing dose deposition in real time. From an in-depth top-bott...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on nuclear science Vol. 72; no. 4; pp. 1276 - 1284
Main Authors:	Lomonaco, J., Rostand, N., Martinie, S., Charbonnier, G., Marcandella, C., Bedecarrats, T., Bournel, A.
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.04.2025 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	CAD Circuits Computer aided design Degradation Depletion Doping Fully depleted silicon on insulator (FDSOI) Integrated circuit modeling Integrated circuits modeling Multiscale analysis partially depleted silicon on insulator (PDSOI) Photonic band gap Predictive models radiation experiments Semiconductor process modeling Silicon Silicon-on-insulator simulation program with integrated circuit emphasis (SPICE) simulation SOI (semiconductors) technology computer aided design (TCAD) Threshold voltage Total ionizing dose total ionizing dose (TID) Transistors Voltage voltage reference (VR)
ISSN:	0018-9499, 1558-1578
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!