DLBF: A low overhead wear leveling algorithm for embedded systems with hybrid memory
Due to its attractive characters, nanosecond ranged access latency and higher bit density，phase change memory (PCM) has emerged as a promising main memory candidate for embedded systems in the future. However, relatively lower endurance has limited its practical application. Discussions regarding hy...
Uloženo v:
| Vydáno v: | Microelectronics and reliability Ročník 123; s. 114154 |
|---|---|
| Hlavní autoři: | , , , , , , , , |
| Médium: | Journal Article |
| Jazyk: | angličtina |
| Vydáno: |
Elsevier Ltd
01.08.2021
|
| Témata: | |
| ISSN: | 0026-2714, 1872-941X |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Due to its attractive characters, nanosecond ranged access latency and higher bit density，phase change memory (PCM) has emerged as a promising main memory candidate for embedded systems in the future. However, relatively lower endurance has limited its practical application. Discussions regarding hybrid memory wear leveling algorithms have dominated research dereliction in recent years. However, most previous wear leveling schemes could not predict the write and read hot pages accurately and always greatly depend on reference-count recording lists to predict the hot of the pages which would bring higher space overhead to the whole system.
In this paper, we propose a novel hardware wear leveling algorithm named DLBF to solve the problems mentioned above. It simultaneously considers both page access frequencies with write/read counting bloom filters and memory access recency with dynamic changing write and read thresholds. The proposed algorithm requires only a small amount of space overhead by adopting write and read counting bloom filters. According to experiment results, DLBF evenly distributes write operations among the entire PCM memory space and extends hybrid system lifetime by 1.47 times and 1.46times while compared with bloom filter algorithm and SWL algorithm. Meanwhile, compared with previous algorithms, the proposed algorithm contributes to improving the PCM hit ratio and system bus utilization. |
|---|---|
| AbstractList | Due to its attractive characters, nanosecond ranged access latency and higher bit density，phase change memory (PCM) has emerged as a promising main memory candidate for embedded systems in the future. However, relatively lower endurance has limited its practical application. Discussions regarding hybrid memory wear leveling algorithms have dominated research dereliction in recent years. However, most previous wear leveling schemes could not predict the write and read hot pages accurately and always greatly depend on reference-count recording lists to predict the hot of the pages which would bring higher space overhead to the whole system.
In this paper, we propose a novel hardware wear leveling algorithm named DLBF to solve the problems mentioned above. It simultaneously considers both page access frequencies with write/read counting bloom filters and memory access recency with dynamic changing write and read thresholds. The proposed algorithm requires only a small amount of space overhead by adopting write and read counting bloom filters. According to experiment results, DLBF evenly distributes write operations among the entire PCM memory space and extends hybrid system lifetime by 1.47 times and 1.46times while compared with bloom filter algorithm and SWL algorithm. Meanwhile, compared with previous algorithms, the proposed algorithm contributes to improving the PCM hit ratio and system bus utilization. |
| ArticleNumber | 114154 |
| Author | Wang, Jinxiang Yang, Bing Fu, Fangfa Niu, Na Wang, Qiang Zhang, Zhewen Yuan, Jiacai Lai, Fengchang Zhao, Xinyu |
| Author_xml | – sequence: 1 givenname: Na surname: Niu fullname: Niu, Na organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China – sequence: 2 givenname: Fangfa surname: Fu fullname: Fu, Fangfa email: fff1984292@hit.edu.cn organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China – sequence: 3 givenname: Bing surname: Yang fullname: Yang, Bing organization: Department of Software & Microelectronics School, Harbin University of Science and Technology, Harbin 150000, China – sequence: 4 givenname: Qiang surname: Wang fullname: Wang, Qiang organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China – sequence: 5 givenname: Jiacai surname: Yuan fullname: Yuan, Jiacai organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China – sequence: 6 givenname: Fengchang surname: Lai fullname: Lai, Fengchang email: fclai@hit.edu.cn organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China – sequence: 7 givenname: Xinyu surname: Zhao fullname: Zhao, Xinyu organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China – sequence: 8 givenname: Zhewen surname: Zhang fullname: Zhang, Zhewen organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China – sequence: 9 givenname: Jinxiang surname: Wang fullname: Wang, Jinxiang email: jxwang@hit.edu.cn organization: Department of Microelectronics Center, Harbin Institute of Technology, Harbin 150000, China |
| BookMark | eNqFkM1KAzEUhYNUsK2-guQFpubOZP7EhbVaFQpuKrgLmeSmTZmZSDK0zNs7pbpxU7hwFpfvwPkmZNS6Fgm5BTYDBtndbtZY5Z3HehazGGYAHFJ-QcZQ5HFUcvgakTFjcRbFOfArMglhxxjLGcCYrJ9XT8t7Oqe1O1C3R79FqekBpac17rG27YbKeuO87bYNNc5TbCrUGjUNfeiwCfQwvOi2r7zVtMHG-f6aXBpZB7z5zSn5XL6sF2_R6uP1fTFfRSqBuIt4oooqHU5yMGXFpUpKkxUmkZkpc6Mx5bnkLKt0CkzmUGZxWbCEFyVikShMpuTh1DvMD8GjEcp2srOu7by0tQAmjobETvwZEkdD4mRowLN_-Le3jfT9efDxBOIwbm_Ri6Astgq19ag6oZ09V_EDHDCHSw |
| CitedBy_id | crossref_primary_10_1155_2022_3585162 |
| Cites_doi | 10.1145/1555815.1555758 10.1109/TVLSI.2015.2511147 10.1016/j.micpro.2018.01.003 10.1109/ACCESS.2019.2904803 10.1109/LCA.2015.2402435 10.1109/TC.2013.98 10.1145/2024716.2024718 |
| ContentType | Journal Article |
| Copyright | 2021 |
| Copyright_xml | – notice: 2021 |
| DBID | AAYXX CITATION |
| DOI | 10.1016/j.microrel.2021.114154 |
| DatabaseName | CrossRef |
| DatabaseTitle | CrossRef |
| DatabaseTitleList | |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISSN | 1872-941X |
| ExternalDocumentID | 10_1016_j_microrel_2021_114154 S0026271421001207 |
| GroupedDBID | --K --M .DC .~1 0R~ 123 1B1 1~. 1~5 29M 4.4 457 4G. 5VS 7-5 71M 8P~ 9JN AABNK AABXZ AACTN AAEDT AAEDW AAEPC AAIAV AAIKJ AAKOC AALRI AAOAW AAQFI AAQXK AAXUO AAYFN ABBOA ABFNM ABFRF ABJNI ABMAC ABXDB ABXRA ABYKQ ACDAQ ACGFS ACNNM ACRLP ACZNC ADBBV ADEZE ADJOM ADMUD ADTZH AEBSH AECPX AEFWE AEKER AENEX AEZYN AFKWA AFRZQ AFTJW AGHFR AGUBO AGYEJ AHHHB AHJVU AHZHX AIALX AIEXJ AIKHN AITUG AJBFU AJOXV ALMA_UNASSIGNED_HOLDINGS AMFUW AMRAJ AOUOD AXJTR AZFZN BJAXD BKOJK BLXMC CS3 DU5 EBS EFJIC EFLBG EJD EO8 EO9 EP2 EP3 F5P FDB FEDTE FGOYB FIRID FNPLU FYGXN G-2 G-Q GBLVA GBOLZ HVGLF HZ~ IHE J1W JJJVA KOM LY7 M41 MAGPM MO0 N9A O-L O9- OAUVE OZT P-8 P-9 P2P PC. Q38 R2- RIG RNS ROL RPZ RXW SDF SDG SES SET SEW SPC SPCBC SPD SSM SST SSV SSZ T5K T9H TAE UHS UNMZH WUQ XOL ZMT ~G- 9DU AATTM AAXKI AAYWO AAYXX ABWVN ACLOT ACRPL ACVFH ADCNI ADNMO AEIPS AEUPX AFJKZ AFPUW AGQPQ AIGII AIIUN AKBMS AKRWK AKYEP ANKPU APXCP CITATION EFKBS ~HD |
| ID | FETCH-LOGICAL-c312t-43c8b58b5a41f9b4ac39f68f3a6f97fde547a406bd510a719629803489ee83ce3 |
| ISICitedReferencesCount | 1 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000687772200001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 0026-2714 |
| IngestDate | Tue Nov 18 20:41:44 EST 2025 Sat Nov 29 07:27:04 EST 2025 Fri Feb 23 02:47:03 EST 2024 |
| IsPeerReviewed | true |
| IsScholarly | true |
| Keywords | Lifetime Wear leveling algorithm PCM Embedded system Hybrid memory |
| Language | English |
| LinkModel | OpenURL |
| MergedId | FETCHMERGED-LOGICAL-c312t-43c8b58b5a41f9b4ac39f68f3a6f97fde547a406bd510a719629803489ee83ce3 |
| ParticipantIDs | crossref_citationtrail_10_1016_j_microrel_2021_114154 crossref_primary_10_1016_j_microrel_2021_114154 elsevier_sciencedirect_doi_10_1016_j_microrel_2021_114154 |
| PublicationCentury | 2000 |
| PublicationDate | August 2021 2021-08-00 |
| PublicationDateYYYYMMDD | 2021-08-01 |
| PublicationDate_xml | – month: 08 year: 2021 text: August 2021 |
| PublicationDecade | 2020 |
| PublicationTitle | Microelectronics and reliability |
| PublicationYear | 2021 |
| Publisher | Elsevier Ltd |
| Publisher_xml | – name: Elsevier Ltd |
| References | Hu, Xie, Pan (bb0065) 2014; 23 Lee (bb0070) 2015 Qureshi, Karidis, Franceschini (bb0025) 2009 Binkert, Beckmann, Black (bb0105) 2011; 39 Du, Zhou, Childers, Mossé, Melhem (bb0095) 2013 Johnson, Merten, Hwu (bb0130) 1997 Burr, Breitwisch, Franceschini (bb0015) 2010; 28 Yun, Lee, Yoo (bb0055) 2012 Almeida, Bestavros, Crovella (bb0110) 1996 Dhiman, Ayoub, Rosing (bb0020) 2009 Lee, Bahn, Noh (bb0060) 2014; 63 Li, Li, Ju, Jia (bb0100) 2015 Ramos, Gorbatov, Bianchini (bb0035) 2011 Qureshi, Srinivasan, Rivers (bb0005) 2009; 37 Yoo, Lee, Ryu (bb0040) 2007 Ferreira, Zhou, Bock (bb0030) 2010 Cho, Lee (bb0090) 2009 Guthaus, Ringenberg, Ernst (bb0120) 2001 Dong, Zhang, Han (bb0050) 2011 Poremba, Zhang, Xie (bb0115) 2015; 14 Seong, Woo, Lee (bb0045) 2010; 38 Niu, Fu, Yang (bb0085) 2019; 7 Lee, Ipek, Mutlu (bb0010) 2009; 37 Sungho, Hwang, Kwak (bb0080) 2018; 57 Cheng, Chang, Chen (bb0075) 2016; 24 Lee, Potkonjak, Mangione-Smith (bb0125) 1997 Ramos (10.1016/j.microrel.2021.114154_bb0035) 2011 Johnson (10.1016/j.microrel.2021.114154_bb0130) 1997 Hu (10.1016/j.microrel.2021.114154_bb0065) 2014; 23 Niu (10.1016/j.microrel.2021.114154_bb0085) 2019; 7 Yun (10.1016/j.microrel.2021.114154_bb0055) 2012 Qureshi (10.1016/j.microrel.2021.114154_bb0005) 2009; 37 Sungho (10.1016/j.microrel.2021.114154_bb0080) 2018; 57 Lee (10.1016/j.microrel.2021.114154_bb0125) 1997 Seong (10.1016/j.microrel.2021.114154_bb0045) 2010; 38 Guthaus (10.1016/j.microrel.2021.114154_bb0120) 2001 Almeida (10.1016/j.microrel.2021.114154_bb0110) 1996 Qureshi (10.1016/j.microrel.2021.114154_bb0025) 2009 Lee (10.1016/j.microrel.2021.114154_bb0070) 2015 Cho (10.1016/j.microrel.2021.114154_bb0090) 2009 Du (10.1016/j.microrel.2021.114154_bb0095) 2013 Yoo (10.1016/j.microrel.2021.114154_bb0040) 2007 Dong (10.1016/j.microrel.2021.114154_bb0050) 2011 Dhiman (10.1016/j.microrel.2021.114154_bb0020) 2009 Burr (10.1016/j.microrel.2021.114154_bb0015) 2010; 28 Lee (10.1016/j.microrel.2021.114154_bb0010) 2009; 37 Cheng (10.1016/j.microrel.2021.114154_bb0075) 2016; 24 Poremba (10.1016/j.microrel.2021.114154_bb0115) 2015; 14 Li (10.1016/j.microrel.2021.114154_bb0100) 2015 Lee (10.1016/j.microrel.2021.114154_bb0060) 2014; 63 Binkert (10.1016/j.microrel.2021.114154_bb0105) 2011; 39 Ferreira (10.1016/j.microrel.2021.114154_bb0030) 2010 |
| References_xml | – volume: 38 start-page: 383 year: 2010 end-page: 394 ident: bb0045 article-title: Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping[C]//ACM SIGARCH computer architecture news publication-title: ACM – year: 2015 ident: bb0070 article-title: M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture publication-title: Acm Symposium on Applied Computing ACM – start-page: 972 year: 2011 end-page: 977 ident: bb0050 article-title: Wear rate leveling: lifetime enhancement of PRAM with endurance variation[C] publication-title: Proceedings of the 48th Design Automation Conference – volume: 24 start-page: 2535 year: 2016 end-page: 2547 ident: bb0075 article-title: Efficient warranty-aware wear leveling for embedded systems with PCM main memory[J] publication-title: IEEE Trans. Very Large Scale Integr. VLSI Syst. – volume: 57 start-page: 65 year: 2018 end-page: 75 ident: bb0080 article-title: Adaptive-classification CLOCK: page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory publication-title: Microprocess. Microsyst. – volume: 39 start-page: 1 year: 2011 end-page: 7 ident: bb0105 article-title: The gem5 simulator [J] publication-title: ACM SIGARCH Comput. Arch. News – start-page: 914 year: 2010 end-page: 919 ident: bb0030 article-title: Increasing PCM main memory lifetime[C] publication-title: Proceedings of the Conference on Design, Automation and Test in Europe – start-page: 347 year: 2009 end-page: 357 ident: bb0090 article-title: Flip-N-write: a simple deterministic technique to improve PRAM write performance, energy and endurance[C] publication-title: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture – start-page: 3 year: 2001 end-page: 14 ident: bb0120 article-title: MiBench: a free, commercially representative embedded benchmark suite[C] publication-title: Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on – volume: 14 start-page: 140 year: 2015 end-page: 143 ident: bb0115 article-title: Nvmain 2.0: a user-friendly memory simulator to model (non-) volatile memory systems [J] publication-title: IEEE Comput. Archit. Lett. – volume: 23 start-page: 654 year: 2014 end-page: 663 ident: bb0065 article-title: Low overhead software wear leveling for hybrid PCM+ DRAM main memory on embedded systems[J] publication-title: IEEE Trans. Very Large Scale Integr. VLSI Syst. – start-page: 57 year: 1997 end-page: 64 ident: bb0130 article-title: Run-time spatial locality detection and optimization[C] publication-title: Microarchitecture, 1997. Proceedings. Thirtieth Annual IEEE/ACM International Symposium on – volume: 37 start-page: 24 year: 2009 end-page: 33 ident: bb0005 article-title: Scalable high performance main memory system using phase-change memory technology[C]//ACM SIGARCH Computer Architecture News publication-title: ACM – start-page: 330 year: 1997 end-page: 335 ident: bb0125 article-title: MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems[C] publication-title: Proceedings of the 30th annual ACM/IEEE International Symposium on Microarchitecture – start-page: 201 year: 2007 end-page: 212 ident: bb0040 article-title: Page Replacement Algorithms for NAND Flash Memory Storages[C]//International Conference on Computational Science and Its Applications – start-page: 428 year: 2013 end-page: 439 ident: bb0095 article-title: Bit mapping for balanced pcm cell programming publication-title: Proceedings of the 40th Annual International Sym- Posium on Computer Architecture, ISCA ‘13 – start-page: 92 year: 1996 end-page: 103 ident: bb0110 article-title: Characterizing reference locality in the WWW[C] publication-title: Fourth International Conference on Parallel and Distributed Information Systems – start-page: 1513 year: 2012 end-page: 1518 ident: bb0055 article-title: Bloom filter-based dynamic wear leveling for phase-change RAM[C]//proceedings of the conference on design, automation and test in Europe publication-title: EDA Consortium – start-page: 328 year: 2015 end-page: 333 ident: bb0100 article-title: A three-stage-write scheme with flip-bit for pcm main memory publication-title: Proceedings of the 20th Asia and South Pacific Design Automation Conference (ASP-DAC) – volume: 7 start-page: 35941 year: 2019 end-page: 35951 ident: bb0085 article-title: WIRD: an efficiency migration scheme in hybrid DRAM and PCM main memory for image processing applications publication-title: IEEE Access – volume: 37 start-page: 2 year: 2009 end-page: 13 ident: bb0010 article-title: Architecting phase change memory as a scalable dram alternative [J] publication-title: ACM SIGARCH Comput. Arch. News – volume: 63 start-page: 2187 year: 2014 end-page: 2200 ident: bb0060 article-title: CLOCK-DWF: a write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures publication-title: IEEE Trans. Comput. – start-page: 14 year: 2009 end-page: 23 ident: bb0025 article-title: Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling[C] publication-title: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture – volume: 28 start-page: 223 year: 2010 end-page: 262 ident: bb0015 article-title: Phase change memory technology [J] publication-title: J. Vac. Sci. Technol., B: Nanotechnol. Microelectron.: Mater., Process., Meas., Phenom. – start-page: 664 year: 2009 end-page: 669 ident: bb0020 article-title: PDRAM: a hybrid PRAM and DRAM main memory system[C] publication-title: 2009 46th ACM/IEEE Design Automation Conference – start-page: 85 year: 2011 end-page: 95 ident: bb0035 article-title: Page placement in hybrid memory systems[C] publication-title: Proceedings of the international conference on Supercomputing – start-page: 14 year: 2009 ident: 10.1016/j.microrel.2021.114154_bb0025 article-title: Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling[C] – start-page: 664 year: 2009 ident: 10.1016/j.microrel.2021.114154_bb0020 article-title: PDRAM: a hybrid PRAM and DRAM main memory system[C] – start-page: 201 year: 2007 ident: 10.1016/j.microrel.2021.114154_bb0040 – volume: 37 start-page: 2 issue: 3 year: 2009 ident: 10.1016/j.microrel.2021.114154_bb0010 article-title: Architecting phase change memory as a scalable dram alternative [J] publication-title: ACM SIGARCH Comput. Arch. News doi: 10.1145/1555815.1555758 – start-page: 328 year: 2015 ident: 10.1016/j.microrel.2021.114154_bb0100 article-title: A three-stage-write scheme with flip-bit for pcm main memory – start-page: 972 year: 2011 ident: 10.1016/j.microrel.2021.114154_bb0050 article-title: Wear rate leveling: lifetime enhancement of PRAM with endurance variation[C] – start-page: 347 year: 2009 ident: 10.1016/j.microrel.2021.114154_bb0090 article-title: Flip-N-write: a simple deterministic technique to improve PRAM write performance, energy and endurance[C] – start-page: 428 year: 2013 ident: 10.1016/j.microrel.2021.114154_bb0095 article-title: Bit mapping for balanced pcm cell programming – start-page: 57 year: 1997 ident: 10.1016/j.microrel.2021.114154_bb0130 article-title: Run-time spatial locality detection and optimization[C] – volume: 23 start-page: 654 issue: 4 year: 2014 ident: 10.1016/j.microrel.2021.114154_bb0065 article-title: Low overhead software wear leveling for hybrid PCM+ DRAM main memory on embedded systems[J] publication-title: IEEE Trans. Very Large Scale Integr. VLSI Syst. – volume: 24 start-page: 2535 issue: 7 year: 2016 ident: 10.1016/j.microrel.2021.114154_bb0075 article-title: Efficient warranty-aware wear leveling for embedded systems with PCM main memory[J] publication-title: IEEE Trans. Very Large Scale Integr. VLSI Syst. doi: 10.1109/TVLSI.2015.2511147 – start-page: 914 year: 2010 ident: 10.1016/j.microrel.2021.114154_bb0030 article-title: Increasing PCM main memory lifetime[C] – year: 2015 ident: 10.1016/j.microrel.2021.114154_bb0070 article-title: M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture – volume: 57 start-page: 65 year: 2018 ident: 10.1016/j.microrel.2021.114154_bb0080 article-title: Adaptive-classification CLOCK: page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory publication-title: Microprocess. Microsyst. doi: 10.1016/j.micpro.2018.01.003 – start-page: 85 year: 2011 ident: 10.1016/j.microrel.2021.114154_bb0035 article-title: Page placement in hybrid memory systems[C] – start-page: 330 year: 1997 ident: 10.1016/j.microrel.2021.114154_bb0125 article-title: MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems[C] – start-page: 3 year: 2001 ident: 10.1016/j.microrel.2021.114154_bb0120 article-title: MiBench: a free, commercially representative embedded benchmark suite[C] – volume: 28 start-page: 223 issue: 2 year: 2010 ident: 10.1016/j.microrel.2021.114154_bb0015 article-title: Phase change memory technology [J] publication-title: J. Vac. Sci. Technol., B: Nanotechnol. Microelectron.: Mater., Process., Meas., Phenom. – volume: 38 start-page: 383 issue: 3 year: 2010 ident: 10.1016/j.microrel.2021.114154_bb0045 article-title: Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping[C]//ACM SIGARCH computer architecture news publication-title: ACM – start-page: 1513 year: 2012 ident: 10.1016/j.microrel.2021.114154_bb0055 article-title: Bloom filter-based dynamic wear leveling for phase-change RAM[C]//proceedings of the conference on design, automation and test in Europe publication-title: EDA Consortium – start-page: 92 year: 1996 ident: 10.1016/j.microrel.2021.114154_bb0110 article-title: Characterizing reference locality in the WWW[C] – volume: 7 start-page: 35941 year: 2019 ident: 10.1016/j.microrel.2021.114154_bb0085 article-title: WIRD: an efficiency migration scheme in hybrid DRAM and PCM main memory for image processing applications publication-title: IEEE Access doi: 10.1109/ACCESS.2019.2904803 – volume: 14 start-page: 140 issue: 2 year: 2015 ident: 10.1016/j.microrel.2021.114154_bb0115 article-title: Nvmain 2.0: a user-friendly memory simulator to model (non-) volatile memory systems [J] publication-title: IEEE Comput. Archit. Lett. doi: 10.1109/LCA.2015.2402435 – volume: 37 start-page: 24 issue: 3 year: 2009 ident: 10.1016/j.microrel.2021.114154_bb0005 article-title: Scalable high performance main memory system using phase-change memory technology[C]//ACM SIGARCH Computer Architecture News publication-title: ACM – volume: 63 start-page: 2187 issue: 9 year: 2014 ident: 10.1016/j.microrel.2021.114154_bb0060 article-title: CLOCK-DWF: a write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures publication-title: IEEE Trans. Comput. doi: 10.1109/TC.2013.98 – volume: 39 start-page: 1 issue: 2 year: 2011 ident: 10.1016/j.microrel.2021.114154_bb0105 article-title: The gem5 simulator [J] publication-title: ACM SIGARCH Comput. Arch. News doi: 10.1145/2024716.2024718 |
| SSID | ssj0007011 |
| Score | 2.3042436 |
| Snippet | Due to its attractive characters, nanosecond ranged access latency and higher bit density，phase change memory (PCM) has emerged as a promising main memory... |
| SourceID | crossref elsevier |
| SourceType | Enrichment Source Index Database Publisher |
| StartPage | 114154 |
| SubjectTerms | Embedded system Hybrid memory Lifetime PCM Wear leveling algorithm |
| Title | DLBF: A low overhead wear leveling algorithm for embedded systems with hybrid memory |
| URI | https://dx.doi.org/10.1016/j.microrel.2021.114154 |
| Volume | 123 |
| WOSCitedRecordID | wos000687772200001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVESC databaseName: ScienceDirect Freedom Collection - Elsevier customDbUrl: eissn: 1872-941X dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0007011 issn: 0026-2714 databaseCode: AIEXJ dateStart: 19950101 isFulltext: true titleUrlDefault: https://www.sciencedirect.com providerName: Elsevier |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1RT9swELZY4WF7QMA2jQGTH_ZWpWtiJ7Z5KxvVhqBiUieVp8hJ7VLUpqiUAf-ec-y4gaExHiZVUWvJlzr39Xy-3n2H0OeIMZYk7TyQIfyaqGZZIOHUERCutSQxBY9fl80mWK_HBwNx6mK6V2U7AVYU_PZWXP5XVcMYKNuUzr5A3V4oDMB7UDpcQe1w_SfFfzs-6Np688nspmkyNMHeDps3hrFnYlKEyrLEyWg2Hy_Op5bye5opMEBDx-vsKt7O70w1V3NqcnEf_Pl7YpL4lv1zLMvzHARbzm8fpO-Nr60B9yApP3dlMdJ-7MwFrA-qPbSM7tuxn4DdUT0uEYU-K25ZJ5AEEbMlot7WRqRmLeEsFloK6T8MuY0pXLSmZkWwgpa5RWs54SFz9qMdzecZVilsF2klJzVyUivnFVqNWCx4A612fhwOjvwOztqh7bToVlCrLH_6Gz3t1NQclf4GWncnDNyxyNhEK6rYQm9qvJNvUd9gZB93MCAEVwjBBiG4Qgj2CMGAEFwhBDuEYIMQbBGCLULeoV_dw_7X74FrrxHkJIwWASU5z2J4SRpqkVGZE6ETrolMtGB6qGLKJPh72RDstmRgqiPB24RyoRQnuSLvUaOYFeoDwjriUhOw_bBBUEPYT5XkcZyFmqssS9g2iqvnk-aOe960QJmkf9fQNvri511a9pVnZ4jq8afOh7S-YQrIembuxxffbQe9XkJ_FzUW82u1h9by34vx1fyTg9U9SzuVPQ |
| linkProvider | Elsevier |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=DLBF%3A+A+low+overhead+wear+leveling+algorithm+for+embedded+systems+with+hybrid+memory&rft.jtitle=Microelectronics+and+reliability&rft.au=Niu%2C+Na&rft.au=Fu%2C+Fangfa&rft.au=Yang%2C+Bing&rft.au=Wang%2C+Qiang&rft.date=2021-08-01&rft.issn=0026-2714&rft.volume=123&rft.spage=114154&rft_id=info:doi/10.1016%2Fj.microrel.2021.114154&rft.externalDBID=n%2Fa&rft.externalDocID=10_1016_j_microrel_2021_114154 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0026-2714&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0026-2714&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0026-2714&client=summon |