Digital signal processor against field programmable gate array implementations of space–code correlator beamformer for smart antennas

Software radio implementations of beamformers on programmable processors such as digital signal processor (DSP) and field programmable gate array (FPGA) still remain as a challenge for the integration of smart antennas into existing wireless base stations for 3G systems. This study presents the comp...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IET microwaves, antennas & propagation Ročník 4; číslo 5; s. 593 - 599
Hlavní autoři: Dikmese, S., Kavak, A., Kucuk, K., Sahin, S., Tangel, A., Dincer, H.
Médium: Journal Article
Jazyk:angličtina
Vydáno: Stevenage The Institution of Engineering & Technology 01.05.2010
Témata:
Antennas
Beamforming
Digital
Digital signal processing
Field programmable gate arrays
Floating point arithmetic
Microprocessors
Signal processing
ISSN:1751-8725, 1751-8733
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Software radio implementations of beamformers on programmable processors such as digital signal processor (DSP) and field programmable gate array (FPGA) still remain as a challenge for the integration of smart antennas into existing wireless base stations for 3G systems. This study presents the comparison of DSP- and FPGA-based implementations of space-code correlator (SCC) beamformer, which is practical to use in CDMA2000 systems. Implementation methodology is demonstrated and results regarding beamforming accuracy, weight vector computation time and resource utilisation are presented. The SCC algorithm is implemented on Texas Instruments TMS320C6713 floating-point digital signal processors (DSP) and Xilinx's VirtexIV family FPGA. In signal modelling, CDMA2000 reverse link format is employed. The results show that beamformer weights can be obtained within less than 10 ms via implementation on c6713 DSP with direction-of-arrival search resolution of Δθ = 2 degrees, whereas it can be achieved within less than 25 μs on VirtexIV FPGA for five-element uniform linear array.
Bibliografie:SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 14
ObjectType-Article-1
ObjectType-Feature-2
content type line 23
ISSN:1751-8725
1751-8733
DOI:10.1049/iet-map.2009.0151