A Distributed Arithmetic based realization of the Least Mean Square Adaptive Decision Feedback Equalizer with Offset Binary Coding scheme

•An architecture for hardware implementation of least Mmean Ssquare (LMS) based adaptive decision feedback equlizer (ADFE) is presented.•The architecture is based on distributed arithmetic (DA) which is an efficient way of implementing the dot product of two vectors. DA architecture does not involve...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Signal processing Ročník 185; s. 108083
Hlavní autori: Prakash, M. Surya, Ahamed, Shaik Rafi
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: Elsevier B.V 01.08.2021
Predmet:
ISSN:0165-1684
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract •An architecture for hardware implementation of least Mmean Ssquare (LMS) based adaptive decision feedback equlizer (ADFE) is presented.•The architecture is based on distributed arithmetic (DA) which is an efficient way of implementing the dot product of two vectors. DA architecture does not involve usage of hardware multipliers, instead uses look-up-table (memory) where the partial-products of elements of one of the vectors is stored.•ADFE which consists of feed-forward filter (FFF) and feedback filter (FBF) are realized using DA architecture. The partial-products of co-efficients of FFF and FBF are stored in separate look-up-tables (LUTs) which are labelled as FFF - LUT1 and FBF - LUT1 respectively.•Adaptation of FFF and FBF is performed using auxillary look-up-tables (LUTs) which are labelled as FFF - LUT2 and FBF - LUT2. These LUTs store the partial-products of input samples to the filters and the oldest sample is cleverly eliminated from these LUTs in every iteration. A Least-Mean-Square (LMS) based Adaptive Decision Feedback Equalizer (ADFE) structure using Distributed Arithmetic (DA) is presented. The filtering and weight-updating operations of the Feed Forward Filter (FFF) and Feedback Filter (FBF) of the ADFE have been recast using DA framework in order to obtain efficient multiplierless realization. Unlike, the DA based realization of the fixed coefficient filter, in case of adaptive filters, the updating of partial-products from time to time is a difficult task. We proposed an efficient technique which uses an auxiliary memory to perform the weight-update operation. This memory is updated from time to time using a register which stores the newest sample of the filter input. The proposed architecture is hardware efficient in the sense that it uses no multiplier units and fewer adders compared to existing architecture. For instance, for an ADFE with FBF length is equal to 8, with proper choice of parameters in the DA structure, the proposed architecture uses around 20% less chip area and power compared to most recent architecture existing in the literature. Simulation results show that the convergence characteristics of the proposed DA based LMS ADFE is almost similar to conventional multiply-accumulate (MAC) based realization.
AbstractList •An architecture for hardware implementation of least Mmean Ssquare (LMS) based adaptive decision feedback equlizer (ADFE) is presented.•The architecture is based on distributed arithmetic (DA) which is an efficient way of implementing the dot product of two vectors. DA architecture does not involve usage of hardware multipliers, instead uses look-up-table (memory) where the partial-products of elements of one of the vectors is stored.•ADFE which consists of feed-forward filter (FFF) and feedback filter (FBF) are realized using DA architecture. The partial-products of co-efficients of FFF and FBF are stored in separate look-up-tables (LUTs) which are labelled as FFF - LUT1 and FBF - LUT1 respectively.•Adaptation of FFF and FBF is performed using auxillary look-up-tables (LUTs) which are labelled as FFF - LUT2 and FBF - LUT2. These LUTs store the partial-products of input samples to the filters and the oldest sample is cleverly eliminated from these LUTs in every iteration. A Least-Mean-Square (LMS) based Adaptive Decision Feedback Equalizer (ADFE) structure using Distributed Arithmetic (DA) is presented. The filtering and weight-updating operations of the Feed Forward Filter (FFF) and Feedback Filter (FBF) of the ADFE have been recast using DA framework in order to obtain efficient multiplierless realization. Unlike, the DA based realization of the fixed coefficient filter, in case of adaptive filters, the updating of partial-products from time to time is a difficult task. We proposed an efficient technique which uses an auxiliary memory to perform the weight-update operation. This memory is updated from time to time using a register which stores the newest sample of the filter input. The proposed architecture is hardware efficient in the sense that it uses no multiplier units and fewer adders compared to existing architecture. For instance, for an ADFE with FBF length is equal to 8, with proper choice of parameters in the DA structure, the proposed architecture uses around 20% less chip area and power compared to most recent architecture existing in the literature. Simulation results show that the convergence characteristics of the proposed DA based LMS ADFE is almost similar to conventional multiply-accumulate (MAC) based realization.
ArticleNumber 108083
Author Prakash, M. Surya
Ahamed, Shaik Rafi
Author_xml – sequence: 1
  givenname: M. Surya
  surname: Prakash
  fullname: Prakash, M. Surya
  email: suryaprakash@nitc.ac.in
  organization: ECE Department, NIT-Calicut, Calicut, Kerala-673601, India
– sequence: 2
  givenname: Shaik Rafi
  surname: Ahamed
  fullname: Ahamed, Shaik Rafi
  email: rafiahamed@iitg.ac.in
  organization: EEE Department, IIT Guwahati, Guwahati, Assam-781039, India
BookMark eNqFkM9OAjEQxnvAREDfwENfAGy7sOx6MEH-qAmGg3puZttZGIRdbAtG38C3tognD3qa5Jvv-zLza7FGVVfI2IUUXSlkernqelpsXd1VQskoZSJLGqwZV_2OTLPeKWt5vxJCyCQVTfY55GPywVGxC2j50FFYbjCQ4QX4KDiENX1AoLridcnDEvkMwQf-gFDxx9cdOORDC9tAe-RjNOQP1imiLcC88El0xAJ0_C0283lZegz8hipw73xUW6oW3JslbvCMnZSw9nj-M9vseTp5Gt11ZvPb-9Fw1jGJSEMH0PaUyGyZGzOAHPs2H5QASoiByqzEPBEDyAqARKYqUSqNZ5SZAGEl5D1VJG3WO_YaV3vvsNRbR5t4jpZCHxDqlT4i1AeE-ogwxq5-xQyFby7BAa3_C18fwxgf2xM67Q1hZdCSQxO0renvgi9515Yt
CitedBy_id crossref_primary_10_1007_s10470_023_02201_8
crossref_primary_10_1016_j_eswa_2024_123488
crossref_primary_10_1016_j_vlsi_2024_102172
crossref_primary_10_23919_JSEE_2023_000052
Cites_doi 10.1109/97.681426
10.1109/TSP.2002.801884
10.1007/s11042-018-7038-6
10.1109/TVLSI.2004.842935
10.1109/TCAD.2007.907064
10.1093/ietfec/e91-a.11.3282
10.1016/j.vlsi.2009.07.001
10.1016/j.sigpro.2012.11.024
10.1109/TWC.2003.811189
10.1016/S0165-1684(00)00145-6
10.1109/TVLSI.2003.820521
10.1007/s11265-015-1047-8
10.1049/iet-cds.2010.0445
10.1109/53.29648
10.1109/78.388851
10.1016/j.sigpro.2003.07.003
10.1109/31.135746
ContentType Journal Article
Copyright 2021 Elsevier B.V.
Copyright_xml – notice: 2021 Elsevier B.V.
DBID AAYXX
CITATION
DOI 10.1016/j.sigpro.2021.108083
DatabaseName CrossRef
DatabaseTitle CrossRef
DatabaseTitleList
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
ExternalDocumentID 10_1016_j_sigpro_2021_108083
S0165168421001213
GroupedDBID --K
--M
-~X
.DC
.~1
0R~
123
1B1
1~.
1~5
4.4
457
4G.
53G
5VS
7-5
71M
8P~
9JN
AABNK
AACTN
AAEDT
AAEDW
AAIKJ
AAKOC
AALRI
AAOAW
AAQFI
AAQXK
AATTM
AAXKI
AAXUO
AAYFN
ABBOA
ABDPE
ABFNM
ABFRF
ABJNI
ABMAC
ABWVN
ABXDB
ACDAQ
ACGFO
ACGFS
ACNNM
ACRLP
ACRPL
ACZNC
ADBBV
ADEZE
ADJOM
ADMUD
ADNMO
ADTZH
AEBSH
AECPX
AEFWE
AEIPS
AEKER
AENEX
AFJKZ
AFTJW
AGHFR
AGUBO
AGYEJ
AHHHB
AHJVU
AHZHX
AIALX
AIEXJ
AIKHN
AITUG
AKRWK
ALMA_UNASSIGNED_HOLDINGS
AMRAJ
ANKPU
AOUOD
ASPBG
AVWKF
AXJTR
AZFZN
BJAXD
BKOJK
BLXMC
BNPGV
CS3
DU5
EBS
EFJIC
EJD
EO8
EO9
EP2
EP3
F0J
F5P
FDB
FEDTE
FGOYB
FIRID
FNPLU
FYGXN
G-Q
GBLVA
GBOLZ
HLZ
HVGLF
HZ~
IHE
J1W
JJJVA
KOM
LG9
M41
MO0
N9A
O-L
O9-
OAUVE
OZT
P-8
P-9
P2P
PC.
Q38
R2-
RIG
ROL
RPZ
SBC
SDF
SDG
SDP
SES
SEW
SPC
SPCBC
SSH
SST
SSV
SSZ
T5K
TAE
TN5
WUQ
XPP
ZMT
~02
~G-
9DU
AAYWO
AAYXX
ACLOT
ACVFH
ADCNI
AEUPX
AFPUW
AGQPQ
AIGII
AIIUN
AKBMS
AKYEP
APXCP
CITATION
EFKBS
EFLBG
~HD
ID FETCH-LOGICAL-c306t-aed4208df9cc7a9e5d97faa200728d1e9307a8baa31623226bacf80a0d1a942b3
ISICitedReferencesCount 4
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000648440100014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 0165-1684
IngestDate Sat Nov 29 07:25:01 EST 2025
Tue Nov 18 22:04:06 EST 2025
Sun Apr 06 06:54:23 EDT 2025
IsPeerReviewed true
IsScholarly true
Keywords Adaptive Decision Feedback Equalizer (ADFE)
Least Mean Square (LMS)
Distributed Arithmetic (DA)
Inter Symbol Interference (ISI)
Language English
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c306t-aed4208df9cc7a9e5d97faa200728d1e9307a8baa31623226bacf80a0d1a942b3
ParticipantIDs crossref_primary_10_1016_j_sigpro_2021_108083
crossref_citationtrail_10_1016_j_sigpro_2021_108083
elsevier_sciencedirect_doi_10_1016_j_sigpro_2021_108083
PublicationCentury 2000
PublicationDate August 2021
2021-08-00
PublicationDateYYYYMMDD 2021-08-01
PublicationDate_xml – month: 08
  year: 2021
  text: August 2021
PublicationDecade 2020
PublicationTitle Signal processing
PublicationYear 2021
Publisher Elsevier B.V
Publisher_xml – name: Elsevier B.V
References Parhi (bib0004) 1991; 38
Shanbhag, Parhi (bib0005) 1995; 43
Proakis, Manolakis (bib0001) 1995
Chakraborty, Pervin (bib0008) 2000; 80
Lin, Lin, Jou, Shiou (bib0013) 2007
Smitha, Vinod (bib0024) 2008; 91
Rontogiannis, Berberidis (bib0009) 2003; 2
Parhi (bib0028) 2007
Parhi (bib0011) 2005; 13
Mandal, Mishra (bib0016) 2016; 84
Lin, Wu, Li (bib0012) 2006; 53
Chakraborty, Pervin (bib0010) 2003; 83
Khan, Shaik (bib0017) 2020
Berberidis, Karaivazoglou (bib0007) 2002; 50
Khan, Ahamed, Chatterjee (bib0019) 2016
Vinod, Lai, Maskell, Meher (bib0025) 2010; 43
Gatherer, Meng (bib0003) 1990; 2
Vijay, Vinod, Lai (bib0021) 2007
White (bib0026) 1989; 6
Meng-Da Yang, An-Yeu Wu, Jyh-Ting Lai (bib0030) 2004; 12
Mahesh, Vinod (bib0023) 2008; 27
Boutalline, Antari, Gouskir, Bouikhalene, Safi (bib0029) 2019
Shaik, Chakraborty (bib0015) 2013; 93
Khan, Ahamed (bib0018) 2016
Lin, Jou, Shiue (bib0014) 2012; 6
Berberidis, Rontogiannis, Theodoridis (bib0006) 1998; 5
NagaJyothi, Sridevi (bib0020) 2019; 78
Davidson, Falconer, Sheikh (bib0002) 1988; 1
Prakash, Shaik (bib0027) 2013; 60
Smitha, Vinod (bib0022) 2007
Lin (10.1016/j.sigpro.2021.108083_bib0012) 2006; 53
Berberidis (10.1016/j.sigpro.2021.108083_bib0006) 1998; 5
Vijay (10.1016/j.sigpro.2021.108083_bib0021) 2007
Shaik (10.1016/j.sigpro.2021.108083_bib0015) 2013; 93
Khan (10.1016/j.sigpro.2021.108083_bib0018) 2016
Parhi (10.1016/j.sigpro.2021.108083_bib0011) 2005; 13
White (10.1016/j.sigpro.2021.108083_bib0026) 1989; 6
Mahesh (10.1016/j.sigpro.2021.108083_bib0023) 2008; 27
Parhi (10.1016/j.sigpro.2021.108083_bib0028) 2007
Berberidis (10.1016/j.sigpro.2021.108083_bib0007) 2002; 50
Smitha (10.1016/j.sigpro.2021.108083_bib0022) 2007
Lin (10.1016/j.sigpro.2021.108083_bib0014) 2012; 6
Parhi (10.1016/j.sigpro.2021.108083_bib0004) 1991; 38
Chakraborty (10.1016/j.sigpro.2021.108083_bib0010) 2003; 83
Boutalline (10.1016/j.sigpro.2021.108083_bib0029) 2019
Mandal (10.1016/j.sigpro.2021.108083_bib0016) 2016; 84
Rontogiannis (10.1016/j.sigpro.2021.108083_bib0009) 2003; 2
Vinod (10.1016/j.sigpro.2021.108083_bib0025) 2010; 43
Gatherer (10.1016/j.sigpro.2021.108083_bib0003) 1990; 2
Khan (10.1016/j.sigpro.2021.108083_bib0017) 2020
Meng-Da Yang (10.1016/j.sigpro.2021.108083_bib0030) 2004; 12
Prakash (10.1016/j.sigpro.2021.108083_bib0027) 2013; 60
Davidson (10.1016/j.sigpro.2021.108083_bib0002) 1988; 1
Khan (10.1016/j.sigpro.2021.108083_bib0019) 2016
Lin (10.1016/j.sigpro.2021.108083_bib0013) 2007
NagaJyothi (10.1016/j.sigpro.2021.108083_bib0020) 2019; 78
Chakraborty (10.1016/j.sigpro.2021.108083_bib0008) 2000; 80
Proakis (10.1016/j.sigpro.2021.108083_bib0001) 1995
Shanbhag (10.1016/j.sigpro.2021.108083_bib0005) 1995; 43
Smitha (10.1016/j.sigpro.2021.108083_bib0024) 2008; 91
References_xml – volume: 84
  start-page: 225
  year: 2016
  end-page: 236
  ident: bib0016
  article-title: Design of complex non-linear adaptive equalizer in mitigating severe intersymbol interferences
  publication-title: J. Signal Process. Syst.
– start-page: 289
  year: 2007
  end-page: 292
  ident: bib0013
  article-title: Concurrent digital adaptive decision feedback equalizer for 10gbase-lx4 ethernet system
  publication-title: 2007 IEEE Custom Integrated Circuits Conference
– volume: 93
  start-page: 1162
  year: 2013
  end-page: 1171
  ident: bib0015
  article-title: A block floating point treatment to finite precision realization of the adaptive decision feedback equalizer
  publication-title: Signal Process.
– volume: 43
  start-page: 124
  year: 2010
  end-page: 135
  ident: bib0025
  article-title: An improved common subexpression elimination method for reducing logic operators in fir filter implementations without increasing logic depth
  publication-title: Integration
– volume: 12
  start-page: 218
  year: 2004
  end-page: 226
  ident: bib0030
  article-title: High-performance vlsi architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme
  publication-title: IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
– volume: 60
  start-page: 781
  year: 2013
  end-page: 785
  ident: bib0027
  article-title: Low-area and high-throughput architecture for an adaptive filter using distributed arithmetic
  publication-title: IEEE Trans. Circuits Syst. II
– volume: 80
  start-page: 2633
  year: 2000
  end-page: 2640
  ident: bib0008
  article-title: A systolic array realization of the adaptive decision feedback equalizer
  publication-title: Signal Process.
– volume: 78
  start-page: 32679
  year: 2019
  end-page: 32693
  ident: bib0020
  article-title: High speed and low area decision feed-back equalizer with novel memory less distributed arithmetic filter
  publication-title: Multimed. Tools Appl.
– start-page: 1
  year: 2016
  end-page: 6
  ident: bib0019
  article-title: Efficient implementation of concurrent lookahead decision feedback equalizer using offset binary coding
  publication-title: Proceedings of International Symposium on VLSI Design and Test
– volume: 2
  start-page: 909
  year: 1990
  end-page: 912
  ident: bib0003
  article-title: High sampling rate adaptive decision feedback equalizers
  publication-title: Proceedings of IEEE International Conference on Acoustics, Speech, Signal Processing
– start-page: 3451
  year: 2007
  end-page: 3454
  ident: bib0021
  article-title: A greedy common subexpression elimination algorithm for implementing fir filters
  publication-title: 2007 IEEE International Symposium on Circuits and Systems (ISCAS)
– volume: 38
  start-page: 745
  year: 1991
  end-page: 754
  ident: bib0004
  article-title: Pipelining in algorithms with quantizer loops
  publication-title: IEEE Trans.Circuits Syst.
– year: 1995
  ident: bib0001
  article-title: Digital Communications
– start-page: 1
  year: 2019
  end-page: 9
  ident: bib0029
  article-title: A robust approach for Proakis and BRAN channel identification and equalization of MC-CDMA systems
  publication-title: Proceedings of International Conference on Optimization and Applications
– volume: 2
  start-page: 570
  year: 2003
  end-page: 581
  ident: bib0009
  article-title: Efficient decision feedback equalization for sparse wireless channels
  publication-title: IEEE Trans. Wirel. Commun.
– volume: 6
  start-page: 52
  year: 2012
  end-page: 62
  ident: bib0014
  article-title: High throughput concurrent lookahead adaptive decision feedback equaliser
  publication-title: IET Circuits Devices Syst.
– volume: 6
  start-page: 4
  year: 1989
  end-page: 19
  ident: bib0026
  article-title: Applications of distributed arithmetic to digital signal processing: a tutorial review
  publication-title: IEEE ASSP Mag.
– volume: 13
  start-page: 489
  year: 2005
  end-page: 493
  ident: bib0011
  article-title: Design of multigigabit multiplexer-loop-based decision feedback equalizers
  publication-title: IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
– volume: 53
  start-page: 911
  year: 2006
  end-page: 915
  ident: bib0012
  article-title: High-performance VLSI architecture of decision feedback equalizer for gigabit systems
  publication-title: IEEE Trans. Circuits Syst. II
– volume: 5
  start-page: 129
  year: 1998
  end-page: 131
  ident: bib0006
  article-title: Efficient block implementation of the decision feedback equalizer
  publication-title: IEEE Signal Process. Lett.
– start-page: 1
  year: 2016
  end-page: 5
  ident: bib0018
  article-title: Low cost implementation of concurrent decision feedback equalizer using distributed arithmetic
  publication-title: Proceedings of International Conference on Information Processing
– volume: 83
  start-page: 2675
  year: 2003
  end-page: 2681
  ident: bib0010
  article-title: Pipelining the adaptive decision feedback equalizer with zero latency
  publication-title: Signal Process.
– volume: 50
  start-page: 2273
  year: 2002
  end-page: 2285
  ident: bib0007
  article-title: An efficient block adaptive decision feedback equalizer implemented in the frequency domain
  publication-title: IEEE Trans. Signal Process.
– year: 2007
  ident: bib0028
  article-title: VLSI Digital Signal Processing Systems: Design and Implementation
– volume: 1
  start-page: 360
  year: 1988
  end-page: 365
  ident: bib0002
  article-title: An investigation of block-adaptive decision feedback equalization for frequency selective fading channels
  publication-title: IEEE International Conference on Communication, 1988. ICC ’88. Digital Technology - Spanning the Universe. Conference Record
– volume: 27
  start-page: 217
  year: 2008
  end-page: 229
  ident: bib0023
  article-title: A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters
  publication-title: IEEE Trans. Computer-Aided Des. Integr. Circuits Syst.
– start-page: 1
  year: 2020
  ident: bib0017
  article-title: High-throughput and improved-convergent design of pipelined adaptive DFE for 5G communication
  publication-title: IEEE Trans. Circuits Syst. II
– start-page: 2327
  year: 2007
  end-page: 2330
  ident: bib0022
  article-title: A new binary common subexpression elimination method for implementing low complexity fir filters
  publication-title: 2007 IEEE International Symposium on Circuits and Systems
– volume: 43
  start-page: 1368
  year: 1995
  end-page: 1385
  ident: bib0005
  article-title: Pipelined adaptive DFE architectures using relaxed look-ahead
  publication-title: IEEE Trans. Signal Process.
– volume: 91
  start-page: 3282
  year: 2008
  end-page: 3292
  ident: bib0024
  article-title: Low power realization and synthesis of higher-order fir filters using an improved common subexpression elimination method
  publication-title: IEICE Trans. Fund. Electron. Commun. Comput. Sci.
– volume: 1
  start-page: 360
  year: 1988
  ident: 10.1016/j.sigpro.2021.108083_bib0002
  article-title: An investigation of block-adaptive decision feedback equalization for frequency selective fading channels
– volume: 5
  start-page: 129
  issue: 6
  year: 1998
  ident: 10.1016/j.sigpro.2021.108083_bib0006
  article-title: Efficient block implementation of the decision feedback equalizer
  publication-title: IEEE Signal Process. Lett.
  doi: 10.1109/97.681426
– volume: 50
  start-page: 2273
  issue: 9
  year: 2002
  ident: 10.1016/j.sigpro.2021.108083_bib0007
  article-title: An efficient block adaptive decision feedback equalizer implemented in the frequency domain
  publication-title: IEEE Trans. Signal Process.
  doi: 10.1109/TSP.2002.801884
– volume: 78
  start-page: 32679
  issue: 23
  year: 2019
  ident: 10.1016/j.sigpro.2021.108083_bib0020
  article-title: High speed and low area decision feed-back equalizer with novel memory less distributed arithmetic filter
  publication-title: Multimed. Tools Appl.
  doi: 10.1007/s11042-018-7038-6
– volume: 13
  start-page: 489
  issue: 4
  year: 2005
  ident: 10.1016/j.sigpro.2021.108083_bib0011
  article-title: Design of multigigabit multiplexer-loop-based decision feedback equalizers
  publication-title: IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
  doi: 10.1109/TVLSI.2004.842935
– volume: 60
  start-page: 781
  issue: 11
  year: 2013
  ident: 10.1016/j.sigpro.2021.108083_bib0027
  article-title: Low-area and high-throughput architecture for an adaptive filter using distributed arithmetic
  publication-title: IEEE Trans. Circuits Syst. II
– volume: 27
  start-page: 217
  issue: 2
  year: 2008
  ident: 10.1016/j.sigpro.2021.108083_bib0023
  article-title: A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters
  publication-title: IEEE Trans. Computer-Aided Des. Integr. Circuits Syst.
  doi: 10.1109/TCAD.2007.907064
– start-page: 1
  year: 2019
  ident: 10.1016/j.sigpro.2021.108083_bib0029
  article-title: A robust approach for Proakis and BRAN channel identification and equalization of MC-CDMA systems
– volume: 91
  start-page: 3282
  issue: 11
  year: 2008
  ident: 10.1016/j.sigpro.2021.108083_bib0024
  article-title: Low power realization and synthesis of higher-order fir filters using an improved common subexpression elimination method
  publication-title: IEICE Trans. Fund. Electron. Commun. Comput. Sci.
  doi: 10.1093/ietfec/e91-a.11.3282
– volume: 43
  start-page: 124
  issue: 1
  year: 2010
  ident: 10.1016/j.sigpro.2021.108083_bib0025
  article-title: An improved common subexpression elimination method for reducing logic operators in fir filter implementations without increasing logic depth
  publication-title: Integration
  doi: 10.1016/j.vlsi.2009.07.001
– volume: 93
  start-page: 1162
  issue: 5
  year: 2013
  ident: 10.1016/j.sigpro.2021.108083_bib0015
  article-title: A block floating point treatment to finite precision realization of the adaptive decision feedback equalizer
  publication-title: Signal Process.
  doi: 10.1016/j.sigpro.2012.11.024
– start-page: 1
  year: 2016
  ident: 10.1016/j.sigpro.2021.108083_bib0019
  article-title: Efficient implementation of concurrent lookahead decision feedback equalizer using offset binary coding
– volume: 2
  start-page: 570
  issue: 3
  year: 2003
  ident: 10.1016/j.sigpro.2021.108083_bib0009
  article-title: Efficient decision feedback equalization for sparse wireless channels
  publication-title: IEEE Trans. Wirel. Commun.
  doi: 10.1109/TWC.2003.811189
– volume: 80
  start-page: 2633
  issue: 12
  year: 2000
  ident: 10.1016/j.sigpro.2021.108083_bib0008
  article-title: A systolic array realization of the adaptive decision feedback equalizer
  publication-title: Signal Process.
  doi: 10.1016/S0165-1684(00)00145-6
– start-page: 1
  year: 2020
  ident: 10.1016/j.sigpro.2021.108083_bib0017
  article-title: High-throughput and improved-convergent design of pipelined adaptive DFE for 5G communication
  publication-title: IEEE Trans. Circuits Syst. II
– year: 1995
  ident: 10.1016/j.sigpro.2021.108083_bib0001
– volume: 12
  start-page: 218
  issue: 2
  year: 2004
  ident: 10.1016/j.sigpro.2021.108083_bib0030
  article-title: High-performance vlsi architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme
  publication-title: IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
  doi: 10.1109/TVLSI.2003.820521
– start-page: 289
  year: 2007
  ident: 10.1016/j.sigpro.2021.108083_bib0013
  article-title: Concurrent digital adaptive decision feedback equalizer for 10gbase-lx4 ethernet system
– volume: 53
  start-page: 911
  issue: 9
  year: 2006
  ident: 10.1016/j.sigpro.2021.108083_bib0012
  article-title: High-performance VLSI architecture of decision feedback equalizer for gigabit systems
  publication-title: IEEE Trans. Circuits Syst. II
– volume: 84
  start-page: 225
  issue: 2
  year: 2016
  ident: 10.1016/j.sigpro.2021.108083_bib0016
  article-title: Design of complex non-linear adaptive equalizer in mitigating severe intersymbol interferences
  publication-title: J. Signal Process. Syst.
  doi: 10.1007/s11265-015-1047-8
– year: 2007
  ident: 10.1016/j.sigpro.2021.108083_bib0028
– volume: 6
  start-page: 52
  issue: 1
  year: 2012
  ident: 10.1016/j.sigpro.2021.108083_bib0014
  article-title: High throughput concurrent lookahead adaptive decision feedback equaliser
  publication-title: IET Circuits Devices Syst.
  doi: 10.1049/iet-cds.2010.0445
– start-page: 1
  year: 2016
  ident: 10.1016/j.sigpro.2021.108083_bib0018
  article-title: Low cost implementation of concurrent decision feedback equalizer using distributed arithmetic
– volume: 6
  start-page: 4
  issue: 3
  year: 1989
  ident: 10.1016/j.sigpro.2021.108083_bib0026
  article-title: Applications of distributed arithmetic to digital signal processing: a tutorial review
  publication-title: IEEE ASSP Mag.
  doi: 10.1109/53.29648
– volume: 43
  start-page: 1368
  issue: 6
  year: 1995
  ident: 10.1016/j.sigpro.2021.108083_bib0005
  article-title: Pipelined adaptive DFE architectures using relaxed look-ahead
  publication-title: IEEE Trans. Signal Process.
  doi: 10.1109/78.388851
– volume: 83
  start-page: 2675
  issue: 12
  year: 2003
  ident: 10.1016/j.sigpro.2021.108083_bib0010
  article-title: Pipelining the adaptive decision feedback equalizer with zero latency
  publication-title: Signal Process.
  doi: 10.1016/j.sigpro.2003.07.003
– volume: 38
  start-page: 745
  issue: 7
  year: 1991
  ident: 10.1016/j.sigpro.2021.108083_bib0004
  article-title: Pipelining in algorithms with quantizer loops
  publication-title: IEEE Trans.Circuits Syst.
  doi: 10.1109/31.135746
– start-page: 3451
  year: 2007
  ident: 10.1016/j.sigpro.2021.108083_bib0021
  article-title: A greedy common subexpression elimination algorithm for implementing fir filters
– start-page: 2327
  year: 2007
  ident: 10.1016/j.sigpro.2021.108083_bib0022
  article-title: A new binary common subexpression elimination method for implementing low complexity fir filters
– volume: 2
  start-page: 909
  year: 1990
  ident: 10.1016/j.sigpro.2021.108083_bib0003
  article-title: High sampling rate adaptive decision feedback equalizers
SSID ssj0001360
Score 2.3532033
Snippet •An architecture for hardware implementation of least Mmean Ssquare (LMS) based adaptive decision feedback equlizer (ADFE) is presented.•The architecture is...
SourceID crossref
elsevier
SourceType Enrichment Source
Index Database
Publisher
StartPage 108083
SubjectTerms Adaptive Decision Feedback Equalizer (ADFE)
Distributed Arithmetic (DA)
Inter Symbol Interference (ISI)
Least Mean Square (LMS)
Title A Distributed Arithmetic based realization of the Least Mean Square Adaptive Decision Feedback Equalizer with Offset Binary Coding scheme
URI https://dx.doi.org/10.1016/j.sigpro.2021.108083
Volume 185
WOSCitedRecordID wos000648440100014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVESC
  databaseName: Elsevier SD Freedom Collection Journals 2021
  issn: 0165-1684
  databaseCode: AIEXJ
  dateStart: 19950101
  customDbUrl:
  isFulltext: true
  dateEnd: 99991231
  titleUrlDefault: https://www.sciencedirect.com
  omitProxy: false
  ssIdentifier: ssj0001360
  providerName: Elsevier
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Lb9NAEF5BygEOiKcoL-2Bm-Uoa8ePPbpVKkBtQaSg3Kz17rpJ0zrBTqvCP-BfM-OxnUArXhIXK7Kyayvfl52H5pth7JWXZTIWynf1MJYQoEjrSuMLNxLDzHrGC03dge_TfnR4GE8m8n2jLqnqcQJRUcSXl3L5X6GGewA2Smf_Au5uU7gBnwF0uALscP0j4BPsqElzrMCZTCD4n56hUtFBg4VaFXXaaC_b-oB9nN_jHGBOfvz5HEvBEqOWTU0RjeBx9sDKZUrPnVEtw_xqS0rhvsvzyq6cHZL17i5qjQxEzPbHJgjj2TG6vUuSJbTmEo_kUs1VVed2DvpwjJVfOjuRTNUZpWLHUzWbOx8UaYzbJIUnuhK5JnN2RT1DycwwcEVII-LWp3Fw7clOSYaTfjU7hnft40Pq-kgag_NTz-wxbo07e4Ka1t1kW14UyLjHtpI3o8nbzlgLvxaSd6_SqivrEsCrz7ree9nwSI7usbtNKMETosB9dsMWD9idjQaTD9m3hG-Qga_JwGsy8A0y8EXOgQy8JgNHMnAiA2_JwFsy8JYMvCMDRzJwIgMnMnAiAycyPGIf90ZHu6_dZviGqyGKXLnKGqy8MLnUOlLSBkZGuVKY2vZiI6wE46DiTClfgAcNTjw8No8HamCEkkMv8x-zXrEo7BPGIYT1cp35vjDBMNRa5loq7GGL7lNoB9vMb3_UVDed6XFAymnaliCepARFilCkBMU2c7tVS-rM8pvvRy1eaeNdkteYAsV-ufLpP698xm6v_w3PWW9VntsX7Ja-WM2q8mXDxe8IMqP0
linkProvider Elsevier
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+Distributed+Arithmetic+based+realization+of+the+Least+Mean+Square+Adaptive+Decision+Feedback+Equalizer+with+Offset+Binary+Coding+scheme&rft.jtitle=Signal+processing&rft.au=Prakash%2C+M.+Surya&rft.au=Ahamed%2C+Shaik+Rafi&rft.date=2021-08-01&rft.pub=Elsevier+B.V&rft.issn=0165-1684&rft.volume=185&rft_id=info:doi/10.1016%2Fj.sigpro.2021.108083&rft.externalDocID=S0165168421001213
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0165-1684&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0165-1684&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0165-1684&client=summon