A scalable scheduling scheme for functional parallelism on distributed memory multiprocessor systems

We attempt a new variant of the scheduling problem by investigating the scalability of the schedule length with the required number of processors, by performing scheduling partially at compile time and partially at run time. Assuming infinite number of processors, the compile time schedule is found...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on parallel and distributed systems Jg. 6; H. 4; S. 388 - 399
Hauptverfasser: Pande, S., Agrawal, D.P., Mauney, J.
Format: Journal Article
Sprache:Englisch
Veröffentlicht: Los Alamitos, CA IEEE 01.04.1995
IEEE Computer Society
Schlagworte:
ISSN:1045-9219
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract We attempt a new variant of the scheduling problem by investigating the scalability of the schedule length with the required number of processors, by performing scheduling partially at compile time and partially at run time. Assuming infinite number of processors, the compile time schedule is found using a new concept of the threshold of a task that quantifies a trade-off between the schedule-length and the degree of parallelism. The schedule is found to minimize either the schedule length or the number of required processors and it satisfies: A feasibility condition which guarantees that the schedule delay of a task from its earliest start time is below the threshold, and an optimality condition which uses a merit function to decide the best task-processor match for a set of tasks competing for a given processor. At run time, the tasks are merged producing a schedule for a smaller number of available processors. This allows the program to be scaled down to the processors actually available at run time. Usefulness of this scheduling heuristic has been demonstrated by incorporating the scheduler in the compiler backend for targeting Sisal (Streams and Iterations in a Single Assignment Language) on iPSC/860.< >
AbstractList We attempt a new variant of the scheduling problem by investigating the scalability of the schedule length with the required number of processors, by performing scheduling partially at compile time and partially at run time. Assuming infinite number of processors, the compile time schedule is found using a new concept of the threshold of a task that quantifies a trade-off between the schedule-length and the degree of parallelism. The schedule is found to minimize either the schedule length or the number of required processors and it satisfies: A feasibility condition which guarantees that the schedule delay of a task from its earliest start time is below the threshold, and an optimality condition which uses a merit function to decide the best task-processor match for a set of tasks competing for a given processor. At run time, the tasks are merged producing a schedule for a smaller number of available processors. This allows the program to be scaled down to the processors actually available at run time. Usefulness of this scheduling heuristic has been demonstrated by incorporating the scheduler in the compiler backend for targeting Sisal (Streams and Iterations in a Single Assignment Language) on iPSC/860
We attempt a new variant of the scheduling problem by investigating the scalability of the schedule length with the required number of processors, by performing scheduling partially at compile time and partially at run time. Assuming infinite number of processors, the compile time schedule is found using a new concept of the threshold of a task that quantifies a trade-off between the schedule-length and the degree of parallelism. The schedule is found to minimize either the schedule length or the number of required processors and it satisfies: A feasibility condition which guarantees that the schedule delay of a task from its earliest start time is below the threshold, and an optimality condition which uses a merit function to decide the best task-processor match for a set of tasks competing for a given processor. At run time, the tasks are merged producing a schedule for a smaller number of available processors. This allows the program to be scaled down to the processors actually available at run time. Usefulness of this scheduling heuristic has been demonstrated by incorporating the scheduler in the compiler backend for targeting Sisal (Streams and Iterations in a Single Assignment Language) on iPSC/860.< >
Author Agrawal, D.P.
Mauney, J.
Pande, S.
Author_xml – sequence: 1
  givenname: S.
  surname: Pande
  fullname: Pande, S.
  organization: Dept. of Comput. Sci., Ohio Univ., Athens, OH, USA
– sequence: 2
  givenname: D.P.
  surname: Agrawal
  fullname: Agrawal, D.P.
– sequence: 3
  givenname: J.
  surname: Mauney
  fullname: Mauney, J.
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=3492573$$DView record in Pascal Francis
BookMark eNptkL1PwzAQxT0UibYwsDJlQEgMobbjxPFYVXxJlVhgthznAkZOUnzO0P-elBQhIaZ70v3efbwFmXV9B4RcMHrLGFUryW4zyaXiMzJnVOSp4kydkgXiB6VM5FTMSb1O0BpvKg-jeId68K57-5YtJE0fkmbobHR9Z3yyM8F4D95hm_RdUjuMwVVDhDppoe3DPmkHH90u9BYQRy_uMUKLZ-SkMR7h_FiX5PX-7mXzmG6fH542621qM1rEVDSqpLllVtq85lCVwGvLeVWWUFvDy6zgRV5UzCoFwvCcqbIpqJQlFIJLw7MluZ7mjhd8DoBRtw4teG866AfUvCwoFSwfwasjaA7fN8F01qHeBdeasNeZUDyX2YitJsyGHjFAo62L5hBGDMZ5zag-BK0l01PQo-Pmj-Nn5n_s5cQ6APjdPTW_ADuAi1A
CODEN ITDSEO
CitedBy_id crossref_primary_10_1109_71_595579
crossref_primary_10_1006_jpdc_1997_1376
crossref_primary_10_1007_s10586_007_0044_5
crossref_primary_10_1109_TC_2010_216
crossref_primary_10_1002_cpe_4330070507
crossref_primary_10_2316_Journal_202_2004_3_202_1461
crossref_primary_10_1023_A_1008083723528
crossref_primary_10_1007_s11227_007_0152_2
crossref_primary_10_1006_jpdc_1997_1319
crossref_primary_10_1109_71_655248
crossref_primary_10_1006_jpdc_1999_1567
crossref_primary_10_1109_TPDS_2004_1264795
ContentType Journal Article
Copyright 1995 INIST-CNRS
Copyright_xml – notice: 1995 INIST-CNRS
DBID AAYXX
CITATION
IQODW
7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.1109/71.372792
DatabaseName CrossRef
Pascal-Francis
Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle CrossRef
Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList Computer and Information Systems Abstracts

DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Computer Science
Applied Sciences
EndPage 399
ExternalDocumentID 3492573
10_1109_71_372792
372792
GroupedDBID --Z
-~X
.DC
0R~
29I
4.4
5GY
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABFSI
ABQJQ
ABVLG
ACGFO
ACIWK
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
E.L
EBS
EJD
HZ~
H~9
ICLAB
IEDLZ
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
MS~
O9-
OCL
P2P
PQQKQ
RIA
RIE
RNI
RNS
RZB
TN5
TWZ
UHB
VH1
AAYXX
CITATION
IQODW
RIG
7SC
8FD
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-c306t-4f9805c1c7c5d2eb8e2dc22b88edca28362656b1c99e4a25198f60778e6427a23
IEDL.DBID RIE
ISICitedReferencesCount 24
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=10_1109_71_372792&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1045-9219
IngestDate Sun Nov 09 12:37:17 EST 2025
Mon Jul 21 09:16:00 EDT 2025
Sat Nov 29 03:35:58 EST 2025
Tue Nov 18 20:04:06 EST 2025
Wed Aug 27 02:52:19 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 4
Keywords Multiprocessor
Distributed memory multiprocessor system
Graph
Parallelism
Scheduling
Distributed system
Data flow
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
CC BY 4.0
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c306t-4f9805c1c7c5d2eb8e2dc22b88edca28362656b1c99e4a25198f60778e6427a23
Notes ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
PQID 28600415
PQPubID 23500
PageCount 12
ParticipantIDs crossref_citationtrail_10_1109_71_372792
pascalfrancis_primary_3492573
crossref_primary_10_1109_71_372792
proquest_miscellaneous_28600415
ieee_primary_372792
PublicationCentury 1900
PublicationDate 1995-04-01
PublicationDateYYYYMMDD 1995-04-01
PublicationDate_xml – month: 04
  year: 1995
  text: 1995-04-01
  day: 01
PublicationDecade 1990
PublicationPlace Los Alamitos, CA
PublicationPlace_xml – name: Los Alamitos, CA
PublicationTitle IEEE transactions on parallel and distributed systems
PublicationTitleAbbrev TPDS
PublicationYear 1995
Publisher IEEE
IEEE Computer Society
Publisher_xml – name: IEEE
– name: IEEE Computer Society
References (D038828) 0
(D038826) 0
(D03889) 0
(D038822) 0
(D038824) 0
(D038820) 0
(D038814) 0
(D038816) 0
(D038818) 0
(D03886) 0
(D03888) 0
(D038812) 0
(D03884) 0
(D03882) 0
(D038810) 0
(D038827) 0
(D038825) 0
(D038829) 0
(D038821) 0
(D038823) 0
(D038815) 0
(D038817) 0
(D03885) 0
(D038819) 0
(D03887) 0
(D03883) 0
(D038813) 0
(D038830) 0
(D038811) 0
(D03881) 0
References_xml – year: 0
  ident: D038830
– year: 0
  ident: D038820
– year: 0
  ident: D038811
– year: 0
  ident: D038821
– year: 0
  ident: D038810
– year: 0
  ident: D038824
– year: 0
  ident: D038815
– year: 0
  ident: D038813
– year: 0
  ident: D03887
– year: 0
  ident: D038826
– year: 0
  ident: D038822
– year: 0
  ident: D038827
– year: 0
  ident: D038823
– year: 0
  ident: D03886
– year: 0
  ident: D038812
– year: 0
  ident: D038816
– year: 0
  ident: D03889
– year: 0
  ident: D038825
– year: 0
  ident: D038814
– year: 0
  ident: D03888
– year: 0
  ident: D03882
– year: 0
  ident: D03883
– year: 0
  ident: D038828
– year: 0
  ident: D038819
– year: 0
  ident: D038817
– year: 0
  ident: D03885
– year: 0
  ident: D03884
– year: 0
  ident: D038829
– year: 0
  ident: D038818
– year: 0
  ident: D03881
SSID ssj0014504
Score 1.574316
Snippet We attempt a new variant of the scheduling problem by investigating the scalability of the schedule length with the required number of processors, by...
SourceID proquest
pascalfrancis
crossref
ieee
SourceType Aggregation Database
Index Database
Enrichment Source
Publisher
StartPage 388
SubjectTerms Applied sciences
Computer science; control theory; systems
Computer systems and distributed systems. User interface
Costs
Delay effects
Dynamic scheduling
Exact sciences and technology
Multiprocessing systems
Optimal scheduling
Parallel processing
Processor scheduling
Runtime
Scalability
Scheduling algorithm
Software
Software engineering
Title A scalable scheduling scheme for functional parallelism on distributed memory multiprocessor systems
URI https://ieeexplore.ieee.org/document/372792
https://www.proquest.com/docview/28600415
Volume 6
WOSCitedRecordID wos10_1109_71_372792&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  issn: 1045-9219
  databaseCode: RIE
  dateStart: 19900101
  customDbUrl:
  isFulltext: true
  dateEnd: 99991231
  titleUrlDefault: https://ieeexplore.ieee.org/
  omitProxy: false
  ssIdentifier: ssj0014504
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1RT9swED5BxQM8ACub6LYya9oDL4HaSez4ESEqnioeNqlvUWpfBFKbItJO2r_nzk67VeOFNys5R5Y_O3dn330H8MNnqdazqk68Qz6tciqxOcoEZ1pKjTNa1z4UmzCTSTGd2oeOZzvkwiBiCD7DK26Gu3y_dGs-KrtODdPd7cO-MTqmam0vDLI8VAok5yJPLO3CjkRIjuy1kVex447qCbVUOBKyamky6ljF4r8fctAy45N3je8UjjtjUtxE9D_AHjZ9ONkUahDdvu3D0T-sg2fgbwQPhnOmqPFIuoZT0kNzgYKMWMHKLp4RCqYGn89x_tQuxLIRnnl2uUQWerHgIN0_IoYkxnwD6hupoduP8Gt89_P2PumKLSSOvIZVktW2GOVOOuNyrwgkVN4pRWChdxUZIeT55HomnbWYVZzvWtR6ZEyB5MGYSqWfoNcsGzwHYWVOAFVeW1RZTSYHqtSTrC8yZ0ztBnC5waF0HRM5F8SYl8EjGdnSyDLO5QC-b0WfI_3GW0J9xmIrsHk63MH272vmYzTpAL5tsC5pS_E9SdXgct2WqtBMQ5Z_fvO7X-AwprVz9M5X6K1e1jiEA_d79dS-XIRV-QpDUeOY
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3BbtQwEB1BQYIeKCygbqHUQhy4pI2d2I6PFaIqoqw4FKm3KGtP1Eq7WdTsVuLvmbGz21b0ws1KxpHlsTMz9sx7AJ9CWRgzbdoseOTTKq8yp1FmODVSGpzSug6RbMJOJtXFhfs54GzHWhhEjMlneMjNeJcfFn7FR2VHhWW4u8fwRJelylOx1ubKoNSRK5DCC5052ocDjJDM3ZGVh6nrPeMT2VQ4F7LpaTraxGPxzy852pmTnf8a4Ut4MbiT4jjp_xU8wm4EO2uqBjHs3BFs38EdfA3hWPBguGqKGpdkbbgoPTbnKMiNFWzu0imhYHDw2QxnV_1cLDoRGGmXSbIwiDmn6f4RKSkxVRxQ3wQO3b-BXydfz7-cZgPdQuYpblhmZeuqXHvprddBkZpQBa8UqQuDb8gNodhHm6n0zmHZcMVr1Zrc2gophrGNKt7CVrfocBeEk9pa0wTjUJUtOR2oikCyoSq9ta0fw-e1Hmo_YJEzJcasjjFJ7mor6zSXY_i4Ef2dADgeEhqxLjYC66f793R7-5oRGW0xhoO1rmvaVHxT0nS4WPW1qgwDkem9B797AM9Oz3-c1WffJt_fwfNU5M65PO9ha3m9wn146m-WV_31h7hC_wI5m-bf
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+scalable+scheduling+scheme+for+functional+parallelism+on+distributed+memory+multiprocessor+systems&rft.jtitle=IEEE+transactions+on+parallel+and+distributed+systems&rft.au=PANDE%2C+S&rft.au=AGRAWAL%2C+D.+P&rft.au=MAUNEY%2C+J&rft.date=1995-04-01&rft.pub=IEEE+Computer+Society&rft.issn=1045-9219&rft.volume=6&rft.issue=4&rft.spage=388&rft.epage=399&rft_id=info:doi/10.1109%2F71.372792&rft.externalDBID=n%2Fa&rft.externalDocID=3492573
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1045-9219&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1045-9219&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1045-9219&client=summon