PaRSEC: Exploiting Heterogeneity to Enhance Scalability

New high-performance computing system designs with steeply escalating processor and core counts, burgeoning heterogeneity and accelerators, and increasingly unpredictable memory access times call for one or more dramatically new programming paradigms. These new approaches must react and adapt quickl...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Computing in science & engineering Jg. 15; H. 6; S. 36 - 45
Hauptverfasser:	Bosilca, George, Bouteiller, Aurelien, Danalis, Anthony, Faverge, Mathieu, Herault, Thomas, Dongarra, Jack J.
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.11.2013 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	Adaptation models Algorithms Biological system modeling Computation Computational modeling Computer architecture distributed programming Hardware Heterogeneity high-performance computing HPC Microprocessors Parallel processing Programming programming paradigms Runtime Scalability scheduling and task partitioning scientific computing Separation Tasks
ISSN:	1521-9615, 1558-366X
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!