Core Transform Design in the High Efficiency Video Coding (HEVC) Standard

This paper describes the core transforms specified for the high efficiency video coding (HEVC) standard. Core transform matrices of various sizes from 4 × 4 to 32 × 32 were designed as finite precision approximations to the discrete cosine transform (DCT). Also, special care was taken to allow imple...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IEEE journal of selected topics in signal processing Ročník 7; číslo 6; s. 1029 - 1041
Hlavní autoři: Budagavi, Madhukar, Fuldseth, Arild, Bjontegaard, Gisle, Sze, Vivienne, Sadafale, Mangesh
Médium: Journal Article
Jazyk:angličtina
Vydáno: New York IEEE 01.12.2013
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:
Algorithms
Data compression
Discrete cosine transform
Discrete cosine transforms
high efficiency video coding
transform design
Video coding
ISSN:1932-4553, 1941-0484
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This paper describes the core transforms specified for the high efficiency video coding (HEVC) standard. Core transform matrices of various sizes from 4 × 4 to 32 × 32 were designed as finite precision approximations to the discrete cosine transform (DCT). Also, special care was taken to allow implementation friendliness, including limited bit depth, preservation of symmetry properties, embedded structure and basis vectors having almost equal norm. The transform design has the following properties: 16 bit data representation before and after each transform stage (independent of the internal bit depth), 16 bit multipliers for all internal multiplications, no need for correction of different norms of basis vectors during quantization/de-quantization, all transform sizes above 4 × 4 can reuse arithmetic operations for smaller transform sizes, and implementations using either pure matrix multiplication or a combination of matrix multiplication and butterfly structures are possible. The transform design is friendly to parallel processing and can be efficiently implemented in software on SIMD processors and in hardware for high throughput processing.
Bibliografie:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 14
ISSN:1932-4553
1941-0484
DOI:10.1109/JSTSP.2013.2270429