Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics

A dual-channel multiplier (DCM) for energy efficient second-order piecewise-polynomial function evaluation for 3-D graphics applications is presented in this paper. The performance of the evaluation process is highly dependent on the design of the multiplication and squaring structure. A novel hardw...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on very large scale integration (VLSI) systems Vol. 27; no. 4; pp. 790 - 798
Main Authors:	Ellaithy, Dina M., El-Moursy, Magdy A., Zaki, Amal, Zekry, Abdelhalim
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.04.2019 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	3-D graphics Approximation algorithms Channel multipliers Clocks Complexity Computer architecture Converters Dual channel multiplier (DCM) Energy conservation graphical processing unit (GPU) Graphics processing units Hardware low power Multiplication multiplier adder converter (MAC) piecewuise-polynomial evaluation Polynomials Power consumption Power demand radix-4 squaring unit Segmentation Very large scale integration
ISSN:	1063-8210, 1557-9999
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Abstract	A dual-channel multiplier (DCM) for energy efficient second-order piecewise-polynomial function evaluation for 3-D graphics applications is presented in this paper. The performance of the evaluation process is highly dependent on the design of the multiplication and squaring structure. A novel hardware implementation for polynomial evaluation is presented. The proposed approach compensates the complex multipliers by using DCM which reduces the hardware complexity. The DCM scheme performs complex functions with power-efficient and area-efficient approach. The multiplier reduces the hardware computational effort in the piecewise polynomial approximation with uniform or nonuniform segmentation. For large operand input size, a multiplier adder converter and a dedicated radix-4 squaring unit are also proposed. These units achieve the least power consumption compared to previous approaches with large input word size. Comparison with general purpose multiplication has shown reduction in power, and delay by up to 36%, and 50%, respectively. The proposed technique exhibits up to 93% saving in power consumption compared to the current traditional schemes.
AbstractList	A dual-channel multiplier (DCM) for energy efficient second-order piecewise-polynomial function evaluation for 3-D graphics applications is presented in this paper. The performance of the evaluation process is highly dependent on the design of the multiplication and squaring structure. A novel hardware implementation for polynomial evaluation is presented. The proposed approach compensates the complex multipliers by using DCM which reduces the hardware complexity. The DCM scheme performs complex functions with power-efficient and area-efficient approach. The multiplier reduces the hardware computational effort in the piecewise polynomial approximation with uniform or nonuniform segmentation. For large operand input size, a multiplier adder converter and a dedicated radix-4 squaring unit are also proposed. These units achieve the least power consumption compared to previous approaches with large input word size. Comparison with general purpose multiplication has shown reduction in power, and delay by up to 36%, and 50%, respectively. The proposed technique exhibits up to 93% saving in power consumption compared to the current traditional schemes.
Author	Zekry, Abdelhalim Zaki, Amal Ellaithy, Dina M. El-Moursy, Magdy A.
Author_xml	– sequence: 1 givenname: Dina M. surname: Ellaithy fullname: Ellaithy, Dina M. email: dina_elessy@eri.sci.eg organization: Microelectronics Department, Electronics Research Institute, Cairo, Egypt – sequence: 2 givenname: Magdy A. orcidid: 0000-0002-9890-4651 surname: El-Moursy fullname: El-Moursy, Magdy A. email: magdy_el-moursy@mentor.com organization: Microelectronics Department, Electronics Research Institute, Cairo, Egypt – sequence: 3 givenname: Amal surname: Zaki fullname: Zaki, Amal organization: Microelectronics Department, Electronics Research Institute, Cairo, Egypt – sequence: 4 givenname: Abdelhalim surname: Zekry fullname: Zekry, Abdelhalim email: aaazekry@hotmail.com organization: Electronics and Communications Department, Ain Shams University, Cairo, Egypt
BookMark	eNp9kMtOwzAQRS1UJNrCD8AmEusU24lfS9QXlYKoRGFrOa6junLj4CRU_XvSh1iwYDTS3MU9M5o7AL3SlwaAewRHCEHxtPrM3hcjDBEfYc4Fo-IK9BEhLBZd9ToNaRJzjOANGNT1FkKUpgL2gZy0ysXjjSpL46LX1jW2ctaEqPAhWlqjzd7WJl56dyj9zioXzdpSN9aX0fRbuVad5NGc-X1n23doEk-ieVDVxur6FlwXytXm7jKH4GM2XY1f4uxtvhg_Z7HGgjSxZqxrhokyJKUJZxRjgXPICWOJSWHOqKIKUS3wOieFFjksaJ5QrGAu-LpIhuDxvLcK_qs1dSO3vg1ld1JiJCjnkKS8c_GzSwdf18EUUtvm9EITlHUSQXmMU57ilMc45SXODsV_0CrYnQqH_6GHM2SNMb8ApyjhnCQ_JWqC6g
CODEN	IEVSE9
CitedBy_id	crossref_primary_10_3390_electronics10212704 crossref_primary_10_3390_electronics9010182 crossref_primary_10_1002_cta_3613 crossref_primary_10_1007_s10836_024_06107_9 crossref_primary_10_1016_j_mejo_2025_106579 crossref_primary_10_3390_electronics11203391
Cites_doi	10.1109/TVLSI.2012.2202295 10.1109/JSSC.2006.882887 10.1080/00207219308907196 10.1109/TCSI.2008.2010150 10.1109/TC.1985.1676620 10.1007/s11265-018-1350-2 10.1109/TCSI.2013.2245252 10.1109/ISCAS.2006.1693111 10.1109/ISCAS.1999.777931 10.1109/JSSC.2015.2423972 10.3850/9783981537079_0174 10.1109/TCSII.2012.2190862 10.1016/0743-7315(88)90019-6 10.1109/4.488000 10.1016/j.micpro.2010.07.001 10.1016/j.mejo.2014.01.005 10.1109/TC.1976.1674723 10.1109/TC.2016.2574314 10.3390/electronics5020017 10.1109/TCSII.2014.2386232 10.1109/TCSI.2016.2629850 10.1109/CADGRAPHICS.2015.25 10.1109/12.57042 10.1109/TC.2015.2441696 10.1109/TC.2005.52 10.1016/j.proeng.2013.02.050 10.1109/iccsp.2013.6577159 10.1109/TC.2006.198 10.1109/TVLSI.2017.2667714 10.1109/TCSII.2014.2327306 10.1007/BF00925467 10.1109/TC.2010.127 10.1109/DSD.2007.4341454 10.1109/ICED.2016.7804595 10.1109/TVLSI.2008.2003165 10.1109/IDT.2014.7038581 10.3390/computers4040293
ContentType	Journal Article
Copyright	Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019
Copyright_xml	– notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019
DBID	97E RIA RIE AAYXX CITATION 7SP 8FD L7M
DOI	10.1109/TVLSI.2018.2889769
DatabaseName	IEEE Xplore (IEEE) IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE Electronic Library (IEL) CrossRef Electronics & Communications Abstracts Technology Research Database Advanced Technologies Database with Aerospace
DatabaseTitle	CrossRef Technology Research Database Advanced Technologies Database with Aerospace Electronics & Communications Abstracts
DatabaseTitleList	Technology Research Database
Database_xml	– sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher
DeliveryMethod	fulltext_linktorsrc
Discipline	Engineering
EISSN	1557-9999
EndPage	798
ExternalDocumentID	10_1109_TVLSI_2018_2889769 8613885
Genre	orig-research
GroupedDBID	-~X .DC 0R~ 29I 3EH 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABFSI ABQJQ ABVLG ACGFS ACIWK AENEX AETIX AGQYO AGSQL AHBIQ AI. AIBXA AKJIK AKQYR ALLEH ALMA_UNASSIGNED_HOLDINGS ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 E.L EBS EJD HZ~ H~9 ICLAB IEDLZ IFIPE IFJZH IPLJI JAVBF LAI M43 O9- OCL P2P RIA RIE RNS TN5 VH1 AAYXX CITATION 7SP 8FD L7M
ID	FETCH-LOGICAL-c295t-c77c77725ae54638762292b085773e40b76a6a16c92db5fc9b0f6b362a0b98df3
IEDL.DBID	RIE
ISICitedReferencesCount	9
ISICitedReferencesURI	http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000462444000005&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN	1063-8210
IngestDate	Mon Jun 30 06:21:03 EDT 2025 Tue Nov 18 22:27:42 EST 2025 Sat Nov 29 03:36:14 EST 2025 Wed Aug 27 02:50:08 EDT 2025
IsPeerReviewed	true
IsScholarly	true
Issue	4
Language	English
License	https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037
LinkModel	DirectLink
MergedId	FETCHMERGED-LOGICAL-c295t-c77c77725ae54638762292b085773e40b76a6a16c92db5fc9b0f6b362a0b98df3
Notes	ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14
ORCID	0000-0002-9890-4651
PQID	2196880548
PQPubID	85424
PageCount	9
ParticipantIDs	proquest_journals_2196880548 ieee_primary_8613885 crossref_citationtrail_10_1109_TVLSI_2018_2889769 crossref_primary_10_1109_TVLSI_2018_2889769
PublicationCentury	2000
PublicationDate	2019-04-01
PublicationDateYYYYMMDD	2019-04-01
PublicationDate_xml	– month: 04 year: 2019 text: 2019-04-01 day: 01
PublicationDecade	2010
PublicationPlace	New York
PublicationPlace_xml	– name: New York
PublicationTitle	IEEE transactions on very large scale integration (VLSI) systems
PublicationTitleAbbrev	TVLSI
PublicationYear	2019
Publisher	IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml	– name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References	ref35 ref13 ref34 ref12 ref37 ref15 ref36 ref14 ref31 ref30 ref11 ref32 ref10 ref2 ref1 ref39 ref17 ref38 ref16 ref19 ref18 ref24 ref26 ref25 ref20 ref22 ref21 chang (ref33) 1997 ref28 ref27 kuo (ref23) 2013; 3 ref29 ref8 ref7 ref9 ref4 ref3 ref6 ref5
References_xml	– ident: ref11 doi: 10.1109/TVLSI.2012.2202295 – ident: ref3 doi: 10.1109/JSSC.2006.882887 – ident: ref34 doi: 10.1080/00207219308907196 – ident: ref6 doi: 10.1109/TCSI.2008.2010150 – ident: ref29 doi: 10.1109/TC.1985.1676620 – ident: ref26 doi: 10.1007/s11265-018-1350-2 – ident: ref17 doi: 10.1109/TCSI.2013.2245252 – ident: ref7 doi: 10.1109/ISCAS.2006.1693111 – ident: ref32 doi: 10.1109/ISCAS.1999.777931 – ident: ref1 doi: 10.1109/JSSC.2015.2423972 – ident: ref35 doi: 10.3850/9783981537079_0174 – ident: ref15 doi: 10.1109/TCSII.2012.2190862 – ident: ref28 doi: 10.1016/0743-7315(88)90019-6 – ident: ref31 doi: 10.1109/4.488000 – ident: ref25 doi: 10.1016/j.micpro.2010.07.001 – start-page: 2164 year: 1997 ident: ref33 article-title: Low-power digit-serial multipliers publication-title: Proc IEEE Int Symp Circuits Syst – ident: ref27 doi: 10.1016/j.mejo.2014.01.005 – ident: ref39 doi: 10.1109/TC.1976.1674723 – ident: ref4 doi: 10.1109/TC.2016.2574314 – ident: ref10 doi: 10.3390/electronics5020017 – ident: ref2 doi: 10.1109/TCSII.2014.2386232 – ident: ref14 doi: 10.1109/TCSI.2016.2629850 – ident: ref8 doi: 10.1109/CADGRAPHICS.2015.25 – ident: ref5 doi: 10.1109/12.57042 – ident: ref20 doi: 10.1109/TC.2015.2441696 – ident: ref16 doi: 10.1109/TC.2005.52 – ident: ref37 doi: 10.1016/j.proeng.2013.02.050 – ident: ref22 doi: 10.1109/iccsp.2013.6577159 – ident: ref24 doi: 10.1109/TC.2006.198 – ident: ref19 doi: 10.1109/TVLSI.2017.2667714 – ident: ref21 doi: 10.1109/TCSII.2014.2327306 – ident: ref30 doi: 10.1007/BF00925467 – ident: ref9 doi: 10.1109/TC.2010.127 – volume: 3 start-page: 95 year: 2013 ident: ref23 article-title: Lower-error antilogarithmic converters using binary error searching schemes publication-title: International Journal of Innovative Technology and Exploring Engineering – ident: ref38 doi: 10.1109/DSD.2007.4341454 – ident: ref36 doi: 10.1109/ICED.2016.7804595 – ident: ref13 doi: 10.1109/TVLSI.2008.2003165 – ident: ref12 doi: 10.1109/IDT.2014.7038581 – ident: ref18 doi: 10.3390/computers4040293
SSID	ssj0014490
Score	2.3118923
Snippet	A dual-channel multiplier (DCM) for energy efficient second-order piecewise-polynomial function evaluation for 3-D graphics applications is presented in this...
SourceID	proquest crossref ieee
SourceType	Aggregation Database Enrichment Source Index Database Publisher
StartPage	790
SubjectTerms	3-D graphics Approximation algorithms Channel multipliers Clocks Complexity Computer architecture Converters Dual channel multiplier (DCM) Energy conservation graphical processing unit (GPU) Graphics processing units Hardware low power Multiplication multiplier adder converter (MAC) piecewuise-polynomial evaluation Polynomials Power consumption Power demand radix-4 squaring unit Segmentation Very large scale integration
Title	Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics
URI	https://ieeexplore.ieee.org/document/8613885 https://www.proquest.com/docview/2196880548
Volume	27
WOSCitedRecordID	wos000462444000005&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText	1
inHoldings	1
isFullTextHit
isPrint
journalDatabaseRights	– providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1557-9999 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014490 issn: 1063-8210 databaseCode: RIE dateStart: 19930101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE
link	http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8QwEB5W8aAH3-L6ogdvGo19JTmK66qwyoIPvJUkncLCsiv7cPHfO0m7RVEEoYceZkLJ186XaWa-ABxHYaQLmn2mVUwJSio0UwWPmQ15gblRceg7vF864uFBvr6qbgNO614YRPTFZ3jmbv1efj60U_er7FwS90iZLMCCEGnZq1XvGMSxKpUH0ohJymPmDTJcnT-9dB7vXBWXPAulJP5V30jIn6ryIxR7fmmv_e_J1mG1WkcGlyXwG9DAwSasfFEX3IKsNdV95toHBtgP7svKQWLBgNapQbeHFme9MbLusP_hepNptDaRnAMquK41wL1xZzgjsxm5RqwV3DiN654db8Nz-_rp6pZV5ynQzKtkwqwQdIkw0ehE8F0cDFVonMa9iDDmRqQ61RepVWFuksIqw4vUEMNpbpTMi2gHFgfDAe5CgKJAGosnhhZkibAyN4bb2Cpt0Uphm3Axn-DMVmLj7syLfuaTDq4yD0rmQMkqUJpwUvu8lVIbf1pvORhqywqBJhzMccyqr3GcUVROKU5Rcrb3u9c-LNPYqqzIOYDFyWiKh7Bk3ye98ejIv2ifW6fQGA
linkProvider	IEEE
linkToHtml	http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3fb9MwED6NgQQ8jB8DURiQB97Am-c4sf2ItpVNZFUlyrQ3y3YuUqWqRWtLxX_P2Ukj0CYkpDzk4exE_pL7fPbdZ4APuchdQ6PPnJEUoJTKMdNwyYLgDdbeSJEqvK8qNRrp62sz3oFPfS0MIqbkMzyMt2kvv16EdVwqO9LEPVoX9-B-IaXgbbVWv2cgpWm1B8qcaYpktiUy3BxNrqpvFzGPSx8KrYmBzV80lM5VueWME8MMn_zfuz2FvW4mmX1uoX8GOzh_Do__0BfcB3u6djMWCwjmOMsu29xB4sGMZqrZeIoBN9MlsvFi9itWJ1NvQ6K5CFV21quAJ-NqsSGzDTXN2Wn2JapcT8PyBXwfnk1Ozll3ogKNvSlWLChFlxKFwyiDHz2hMMJHlXuVo-Rela50x2UwovZFE4znTemJ4xz3RtdN_hJ254s5voIMVYPUFy88TckKFXTtPQ8yGBcwaBUGcLwdYBs6ufF46sXMprCDG5tAsREU24EygI99mx-t2MY_rfcjDL1lh8AADrY42u5_XFryyyV5KgrPXt_d6j08PJ9cVra6GH19A4_oOabNzzmA3dXNGt_Cg_BzNV3evEsf3W9W1dNf
openUrl	ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Dual-Channel+Multiplier+for+Piecewise-Polynomial+Function+Evaluation+for+Low-Power+3-D+Graphics&rft.jtitle=IEEE+transactions+on+very+large+scale+integration+%28VLSI%29+systems&rft.au=Ellaithy%2C+Dina+M&rft.au=El-Moursy%2C+Magdy+A&rft.au=Zaki%2C+Amal&rft.au=Abdelhalim+Zekry&rft.date=2019-04-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=1063-8210&rft.eissn=1557-9999&rft.volume=27&rft.issue=4&rft.spage=790&rft_id=info:doi/10.1109%2FTVLSI.2018.2889769&rft.externalDBID=NO_FULL_TEXT
thumbnail_l	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-8210&client=summon
thumbnail_m	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-8210&client=summon
thumbnail_s	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-8210&client=summon