Precise Subclock Period Delay in Digital Radar Target Simulation

In the digital radar target simulation, the period of the digital signal processing clock determines the tiniest step in signal delay. The signal delay determines the range of the simulated target. Therefore, the step in signal delay corresponds to the range resolution of the target simulator. This...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:IEEE transactions on instrumentation and measurement Ročník 74; s. 1 - 11
Hlavní autori: Sobotka, Jan, Adler, Viktor
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: New York IEEE 2025
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:
Automotive engineering
Automotive radar
Clocks
Delay lines
Delays
Digital signal processing
enhanced signal resolution
Field programmable gate arrays
field-programmable gate array (FPGA) implementation
picosecond precision
Radar
Radar antennas
Radar arrays
Radar cross-sections
radar signal processing
Radar targets
Sensors
Signal delay
Signal processing
Signal resolution
Simulation
subclock signal delay
target simulator
Target simulators
ISSN:0018-9456, 1557-9662
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:In the digital radar target simulation, the period of the digital signal processing clock determines the tiniest step in signal delay. The signal delay determines the range of the simulated target. Therefore, the step in signal delay corresponds to the range resolution of the target simulator. This article proposes three methods on how to increase signal delay resolution in the digital domain below the clock period. The improvement is from resolution in the range of tens of centimeters to several millimeters. The first technique optimizes the organization of the sample stream. The second is based on the deployment of the tapped delay line. And the third method utilizes precise phase shifting of the sampling clock. The proposed techniques can be combined to achieve the desired delay resolution. The methods are implemented and evaluated on a field-programmable gate array (FPGA)-based automotive radar target simulator (RTS) in the 80-GHz band.
Bibliografia:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:0018-9456
1557-9662
DOI:10.1109/TIM.2025.3546412