Efficient 3-D Processor Array Reconfiguration Algorithms Based on Bucket Effect

With the progressive augmentation of the density of 3-D processor arrays, some processor elements (PEs) often fail due to overload or overheating during massively parallel computing operations. Therefore, it is necessary to take effective fault-tolerant technology to ensure the reliability of the sy...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on computer-aided design of integrated circuits and systems Vol. 43; no. 4; pp. 1023 - 1036
Main Authors:	Ding, Hao, He, Yanlong, Zhai, Zhongyi, Li, Zhi, Qian, Junyan, Zhao, Lingzhong
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.04.2024 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	3-D very large-scale integration (VLSI) array algorithm Algorithms Array processors Circuit faults Fault tolerance Fault tolerant systems Heuristic Integrated circuit interconnections interconnection length Iterative methods Logic arrays Lower bounds Microprocessors Overheating Parallel processing Power consumption Reconfiguration Reconstruction Redundancy Switches Three-dimensional displays
ISSN:	0278-0070, 1937-4151
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!