Complexity Analysis of the SAT Attack on Logic Locking
Due to the adoption of horizontal business models following the globalization of semiconductor manufacturing, the overproduction of integrated circuits (ICs) and the piracy of intellectual properties (IPs) can lead to significant damage to the integrity of the semiconductor supply chain. Logic locki...
Uloženo v:
| Vydáno v: | IEEE transactions on computer-aided design of integrated circuits and systems Ročník 42; číslo 10; s. 1 |
|---|---|
| Hlavní autoři: | , |
| Médium: | Journal Article |
| Jazyk: | angličtina |
| Vydáno: |
New York
IEEE
01.10.2023
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Témata: | |
| ISSN: | 0278-0070, 1937-4151 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Due to the adoption of horizontal business models following the globalization of semiconductor manufacturing, the overproduction of integrated circuits (ICs) and the piracy of intellectual properties (IPs) can lead to significant damage to the integrity of the semiconductor supply chain. Logic locking emerges as a primary design-for-security measure to counter these threats, where ICs become fully functional only when unlocked with a secret key. However, Boolean satisfiability-based attacks have rendered most locking schemes ineffective. This gives rise to numerous defenses and new locking methods to achieve SAT resiliency. This paper provides a unique perspective on the SAT attack efficiency based on conjunctive normal form (CNF) stored in SAT solver. First, we show how the attack learns new relations between keys in every iteration using distinguishing input patterns and the corresponding oracle responses. The input-output pairs result in new CNF clauses of unknown keys to be appended to the SAT solver, which leads to an exponential reduction in incorrect key values. Second, we demonstrate that the SAT attack can break any locking scheme within linear iteration complexity of key size. Moreover, we show how key constraints on point functions affect the SAT attack complexity. We explain why proper key constraint on AntiSAT reduces the complexity effectively to constant 1. The same constraint helps the breaking of CAS-Lock down to linear iteration complexity. Our analysis provides a new perspective on the capabilities of SAT attack against multiplier benchmark c6288, and we provide new directions to achieve SAT resiliency. |
|---|---|
| AbstractList | Due to the adoption of horizontal business models following the globalization of semiconductor manufacturing, the overproduction of integrated circuits (ICs) and the piracy of intellectual properties (IPs) can lead to significant damage to the integrity of the semiconductor supply chain. Logic locking emerges as a primary design-for-security measure to counter these threats, where ICs become fully functional only when unlocked with a secret key. However, Boolean satisfiability-based attacks have rendered most locking schemes ineffective. This gives rise to numerous defenses and new locking methods to achieve SAT resiliency. This paper provides a unique perspective on the SAT attack efficiency based on conjunctive normal form (CNF) stored in SAT solver. First, we show how the attack learns new relations between keys in every iteration using distinguishing input patterns and the corresponding oracle responses. The input-output pairs result in new CNF clauses of unknown keys to be appended to the SAT solver, which leads to an exponential reduction in incorrect key values. Second, we demonstrate that the SAT attack can break any locking scheme within linear iteration complexity of key size. Moreover, we show how key constraints on point functions affect the SAT attack complexity. We explain why proper key constraint on AntiSAT reduces the complexity effectively to constant 1. The same constraint helps the breaking of CAS-Lock down to linear iteration complexity. Our analysis provides a new perspective on the capabilities of SAT attack against multiplier benchmark c6288, and we provide new directions to achieve SAT resiliency. Due to the adoption of horizontal business models following the globalization of semiconductor manufacturing, the overproduction of integrated circuits (ICs) and the piracy of intellectual properties (IPs) can lead to significant damage to the integrity of the semiconductor supply chain. Logic locking emerges as a primary design-for-security measure to counter these threats, where ICs become fully functional only when unlocked with a secret key. However, Boolean satisfiability (SAT)-based attacks have rendered most locking schemes ineffective. This gives rise to numerous defenses and new locking methods to achieve SAT resiliency. This article provides a unique perspective on the SAT attack efficiency based on conjunctive normal form (CNF) stored in SAT solver. First, we show how the attack learns new relations between keys in every iteration using distinguishing input patterns and the corresponding oracle responses. The input-output pairs result in new CNF clauses of unknown keys to be appended to the SAT solver, which leads to an exponential reduction in incorrect key values. Second, we demonstrate that the SAT attack can break any locking scheme within linear iteration complexity of key size. Moreover, we show how key constraints on point functions affect the SAT attack complexity. We explain why proper key constraint on AntiSAT reduces the complexity effectively to constant 1. The same constraint helps the breaking of CAS-Lock down to linear iteration complexity. Our analysis provides a new perspective on the capabilities of SAT attack against multiplier benchmark c6288, and we provide new directions to achieve SAT resiliency. |
| Author | Guin, Ujjwal Zhong, Yadi |
| Author_xml | – sequence: 1 givenname: Yadi orcidid: 0000-0002-6307-8273 surname: Zhong fullname: Zhong, Yadi organization: Department of Electrical and Computer Engineering, Auburn University, AL, USA – sequence: 2 givenname: Ujjwal orcidid: 0000-0002-4819-8728 surname: Guin fullname: Guin, Ujjwal organization: Department of Electrical and Computer Engineering, Auburn University, AL, USA |
| BookMark | eNp9kLFOwzAQhi1UJNrCAyAxWGJO8dlOHI9RoIBUiYEyW47jFLdpXGJXom9PqnZADCx3y__d_fomaNT5ziJ0C2QGQOTDsiweZ5RQNmOUE8nYBRqDZCLhkMIIjQkVeUKIIFdoEsKaEOAplWOUlX67a-23iwdcdLo9BBewb3D8tPi9WOIiRm022Hd44VfODNNsXLe6RpeNboO9Oe8p-pg_LcuXZPH2_FoWi8RQyWOioWHUckoMl2DrhlKjM6GrWuSm0YykHDjUqc3Supb10FQAiLyWtqpolcmUTdH96e6u9197G6Ja-30_9AyK5lnG8zzjfEjBKWV6H0JvG7Xr3Vb3BwVEHfWoox511KPOegZG_GGMizo638Veu_Zf8u5EOmvtr0-EUZDAfgDbKXJB |
| CODEN | ITCSDI |
| CitedBy_id | crossref_primary_10_1109_ACCESS_2024_3400624 crossref_primary_10_3390_electronics12224687 crossref_primary_10_1109_TVLSI_2024_3411033 crossref_primary_10_1109_TVLSI_2023_3296279 crossref_primary_10_1109_TC_2023_3248268 |
| Cites_doi | 10.1109/HST.2015.7140252 10.1109/TCAD.2017.2697960 10.1109/HST.2019.8741035 10.1145/3338508.3359576 10.1109/ISVLSI49217.2020.00037 10.1145/3316781.3317831 10.1109/PAINE49178.2020.9337734 10.1145/2893183 10.1145/2228360.2228377 10.1145/3444960 10.1109/HST.2017.7951830 10.46586/tches.v2021.i3.418-440 10.23919/DATE.2018.8342086 10.1109/TCAD.2002.804386 10.1109/ISQED48828.2020.9136991 10.1109/TVLSI.2020.2968552 10.1109/DAC18074.2021.9586314 10.1109/HOST54066.2022.9840134 10.1145/3287624.3287670 10.1109/TVLSI.2021.3074004 10.1145/3195970.3196126 10.1109/TCAD.2021.3050035 10.1145/3400302.3415667 10.23919/DATE.2018.8341985 10.1109/TETC.2017.2740364 10.1109/43.952740 10.1109/ICCAD45719.2019.8942049 10.1109/ISQED48828.2020.9136983 10.23919/DATE51398.2021.9474039 10.1017/9781108637435.032 10.1109/VTS48691.2020.9107629 10.1109/TIFS.2021.3125242 10.1007/978-3-319-49019-9_7 10.23919/DATE48585.2020.9116197 10.1145/3194554.3194580 10.1145/3431389 10.1109/ISCAS.2019.8702683 10.1109/ICCAD45719.2019.8942100 10.1109/TCAD.2018.2801220 10.1109/ICCAD.2007.4397343 10.1145/3453688.3461760 10.1145/2755563 10.1109/DAC18074.2021.9586159 10.1109/TIFS.2022.3149147 10.1109/HOST45689.2020.9300256 10.1109/ISCAS51556.2021.9401458 10.1109/HOST49136.2021.9702288 10.1109/MDT.2010.24 10.1109/TIFS.2018.2850319 10.1145/3442379 10.1109/ISCAS.2017.8050606 10.1109/ITC44170.2019.9000130 10.1145/1403375.1403631 10.23919/DATE.2019.8715053 10.1145/3400302.3415669 10.1145/3061639.3062226 10.1109/CICC.1998.694985 10.1109/TIFS.2021.3059271 10.1145/3060403.3060469 10.1109/TC.2013.193 10.1109/TETC.2019.2963094 10.1145/3400302.3415668 10.1145/3060403.3060458 10.1109/HST.2017.7951805 10.1145/3133956.3133985 10.1109/TCAD.2020.2981034 10.1109/TIFS.2021.3096028 10.1145/3299874.3318001 10.1109/HST.2019.8741028 10.1109/ICCAD.2017.8203757 10.1109/DAC18074.2021.9586179 10.1109/ICCAD.2017.8203759 10.1109/TETC.2019.2940750 10.1109/HOST49136.2021.9702267 10.23919/DATE51398.2021.9473927 10.23919/DATE.2018.8341984 10.23919/DATE.2019.8715163 10.1109/TCAD.2021.3053912 10.1145/3194554.3194596 10.1109/TCSII.2021.3113035 10.1007/s10836-022-06028-5 10.1007/978-3-319-66787-4_10 10.1145/2024724.2024805 10.1145/3287624.3287691 10.1007/978-3-319-11824-6 10.1145/3489517.3530542 10.1109/ICCAD.2008.4681649 10.1109/TVLSI.2007.896914 10.1109/TVLSI.2021.3060345 10.1109/ICCAD45719.2019.8942047 10.23919/DATE54114.2022.9774729 10.23919/DATE51398.2021.9474118 10.1109/TCAD.2020.2968898 10.1109/ICCAD51958.2021.9643476 10.1109/CICC.2007.4405767 10.1109/HST.2016.7495588 10.1145/3240765.3240857 10.1007/978-3-642-04138-9_26 |
| ContentType | Journal Article |
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023 |
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023 |
| DBID | 97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D |
| DOI | 10.1109/TCAD.2023.3240933 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE/IET Electronic Library (IEL) (UW System Shared) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
| DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Technology Research Database |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISSN | 1937-4151 |
| EndPage | 1 |
| ExternalDocumentID | 10_1109_TCAD_2023_3240933 10032191 |
| Genre | orig-research |
| GroupedDBID | --Z -~X 0R~ 29I 4.4 5GY 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFS ACIWK ACNCT AENEX AGQYO AHBIQ AKJIK AKQYR ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS HZ~ IFIPE IPLJI JAVBF LAI M43 O9- OCL P2P PZZ RIA RIE RNS TN5 5VS AAYXX AETIX AGSQL AI. AIBXA ALLEH CITATION EJD H~9 IBMZZ ICLAB IFJZH VH1 VJK 7SC 7SP 8FD JQ2 L7M L~C L~D |
| ID | FETCH-LOGICAL-c294t-a1f32e420c491edf22ca67abd78cfa3054141d5e65dd9d15171178d9ebb2b6953 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 8 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001071466500002&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 0278-0070 |
| IngestDate | Mon Jun 30 10:14:23 EDT 2025 Sat Nov 29 03:31:51 EST 2025 Tue Nov 18 22:38:30 EST 2025 Wed Aug 27 02:18:19 EDT 2025 |
| IsPeerReviewed | true |
| IsScholarly | true |
| Issue | 10 |
| Language | English |
| License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037 |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c294t-a1f32e420c491edf22ca67abd78cfa3054141d5e65dd9d15171178d9ebb2b6953 |
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ORCID | 0000-0002-4819-8728 0000-0002-6307-8273 |
| PQID | 2866488644 |
| PQPubID | 85470 |
| PageCount | 1 |
| ParticipantIDs | proquest_journals_2866488644 crossref_primary_10_1109_TCAD_2023_3240933 ieee_primary_10032191 crossref_citationtrail_10_1109_TCAD_2023_3240933 |
| PublicationCentury | 2000 |
| PublicationDate | 2023-10-01 |
| PublicationDateYYYYMMDD | 2023-10-01 |
| PublicationDate_xml | – month: 10 year: 2023 text: 2023-10-01 day: 01 |
| PublicationDecade | 2020 |
| PublicationPlace | New York |
| PublicationPlace_xml | – name: New York |
| PublicationTitle | IEEE transactions on computer-aided design of integrated circuits and systems |
| PublicationTitleAbbrev | TCAD |
| PublicationYear | 2023 |
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| References | ref57 bushnell (ref117) 2004; 17 ref56 ref59 ref58 ref53 ref52 ref55 ref54 (ref112) 2022 ref51 ref50 ref46 ref45 ref47 ref42 ref41 ref44 ref43 zhou (ref33) 2017 ref8 ref7 ref9 ref4 ref5 ref100 ref101 ref35 ref34 ref37 ref36 ref31 ref32 ref39 ref38 shih (ref1) 2022 ref24 ref23 ref26 karmakar (ref49) 2018 ref25 ref20 ref22 ref21 han (ref84) 2021 zhang (ref48) 2017 ref28 ref27 ref13 royden (ref115) 1988; 32 ref15 ref14 ref97 ref96 ref11 ref99 tehranipoor (ref10) 2011 ref98 ref17 ref16 ref18 ref93 ref92 ref95 ref94 ref91 ref90 ref89 ref86 ref85 ref88 ref87 (ref113) 2022 ref82 ref81 ref83 ref80 ref79 ref108 ref78 ref109 ref106 ref107 ref75 alkabani (ref3) 2007 ref74 ref105 ref77 ref102 huang (ref6) 2008 ref76 ref103 ref2 shakya (ref29) 2020 azar (ref104) 2019 ref71 ref70 ref73 ref72 ref110 yasin (ref30) 2017 ref68 ref67 ref69 ref64 ref63 ref116 (ref111) 2017 ref66 ref65 ref114 kamali (ref40) 2018 qu (ref19) 2007 ref60 ref62 ref61 bhunia (ref12) 2018 |
| References_xml | – ident: ref22 doi: 10.1109/HST.2015.7140252 – ident: ref55 doi: 10.1109/TCAD.2017.2697960 – ident: ref87 doi: 10.1109/HST.2019.8741035 – ident: ref78 doi: 10.1145/3338508.3359576 – ident: ref52 doi: 10.1109/ISVLSI49217.2020.00037 – ident: ref41 doi: 10.1145/3316781.3317831 – ident: ref79 doi: 10.1109/PAINE49178.2020.9337734 – ident: ref8 doi: 10.1145/2893183 – ident: ref20 doi: 10.1145/2228360.2228377 – volume: 17 year: 2004 ident: ref117 publication-title: Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits – ident: ref53 doi: 10.1145/3444960 – ident: ref26 doi: 10.1109/HST.2017.7951830 – ident: ref82 doi: 10.46586/tches.v2021.i3.418-440 – start-page: 19 year: 2017 ident: ref33 article-title: A humble theory and application for logic encryption publication-title: Cryptology-eprint-archive – ident: ref76 doi: 10.23919/DATE.2018.8342086 – ident: ref110 doi: 10.1109/TCAD.2002.804386 – ident: ref51 doi: 10.1109/ISQED48828.2020.9136991 – ident: ref37 doi: 10.1109/TVLSI.2020.2968552 – ident: ref70 doi: 10.1109/DAC18074.2021.9586314 – ident: ref101 doi: 10.1109/HOST54066.2022.9840134 – ident: ref91 doi: 10.1145/3287624.3287670 – start-page: 1055 year: 2021 ident: ref84 article-title: Does logic locking work with {EDA} tools? publication-title: Proc Usenix Security Symp – year: 2022 ident: ref112 publication-title: MathWorks – ident: ref67 doi: 10.1109/TVLSI.2021.3074004 – ident: ref66 doi: 10.1145/3195970.3196126 – ident: ref103 doi: 10.1109/TCAD.2021.3050035 – ident: ref47 doi: 10.1145/3400302.3415667 – ident: ref61 doi: 10.23919/DATE.2018.8341985 – ident: ref72 doi: 10.1109/TETC.2017.2740364 – ident: ref18 doi: 10.1109/43.952740 – ident: ref92 doi: 10.1109/ICCAD45719.2019.8942049 – ident: ref32 doi: 10.1109/ISQED48828.2020.9136983 – ident: ref83 doi: 10.23919/DATE51398.2021.9474039 – ident: ref116 doi: 10.1017/9781108637435.032 – ident: ref57 doi: 10.1109/VTS48691.2020.9107629 – ident: ref88 doi: 10.1109/TIFS.2021.3125242 – ident: ref54 doi: 10.1007/978-3-319-49019-9_7 – ident: ref97 doi: 10.23919/DATE48585.2020.9116197 – ident: ref44 doi: 10.1145/3194554.3194580 – ident: ref108 doi: 10.1145/3431389 – ident: ref114 doi: 10.1109/ISCAS.2019.8702683 – ident: ref42 doi: 10.1109/ICCAD45719.2019.8942100 – ident: ref24 doi: 10.1109/TCAD.2018.2801220 – ident: ref5 doi: 10.1109/ICCAD.2007.4397343 – ident: ref100 doi: 10.1145/3453688.3461760 – year: 2022 ident: ref113 publication-title: MathWorks – ident: ref16 doi: 10.1145/2755563 – ident: ref69 doi: 10.1109/DAC18074.2021.9586159 – ident: ref85 doi: 10.1109/TIFS.2022.3149147 – year: 2017 ident: ref111 publication-title: Synopsys Design Compiler – ident: ref63 doi: 10.1109/HOST45689.2020.9300256 – ident: ref43 doi: 10.1109/ISCAS51556.2021.9401458 – ident: ref58 doi: 10.1109/HOST49136.2021.9702288 – year: 2018 ident: ref49 article-title: Encrypt flip-flop: A novel logic encryption technique for sequential circuits publication-title: arXiv 1801 04961 – ident: ref7 doi: 10.1109/MDT.2010.24 – ident: ref25 doi: 10.1109/TIFS.2018.2850319 – ident: ref80 doi: 10.1145/3442379 – year: 2011 ident: ref10 publication-title: Introduction to Hardware Security and Trust – ident: ref56 doi: 10.1109/ISCAS.2017.8050606 – ident: ref86 doi: 10.1109/ITC44170.2019.9000130 – ident: ref2 doi: 10.1145/1403375.1403631 – ident: ref99 doi: 10.23919/DATE.2019.8715053 – ident: ref93 doi: 10.1145/3400302.3415669 – start-page: 97 year: 2019 ident: ref104 article-title: SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks publication-title: Proc IACR Trans Cryptograph Hardw Embedded Syst – ident: ref60 doi: 10.1145/3061639.3062226 – ident: ref17 doi: 10.1109/CICC.1998.694985 – ident: ref31 doi: 10.1109/TIFS.2021.3059271 – ident: ref75 doi: 10.1145/3060403.3060469 – ident: ref21 doi: 10.1109/TC.2013.193 – start-page: 175 year: 2020 ident: ref29 article-title: CAS-lock: A security-corruptibility trade-off resilient logic locking scheme publication-title: Proc IACR Trans Cryptograph Hardw Embedded Syst – ident: ref50 doi: 10.1109/TETC.2019.2963094 – year: 2018 ident: ref12 publication-title: Hardware Security A Hands-on Learning Approach – start-page: 291 year: 2007 ident: ref3 article-title: Active hardware metering for intellectual property protection and security publication-title: Proc Usenix Security Symp – ident: ref46 doi: 10.1145/3400302.3415668 – ident: ref34 doi: 10.1145/3060403.3060458 – ident: ref73 doi: 10.1109/HST.2017.7951805 – ident: ref27 doi: 10.1145/3133956.3133985 – start-page: 351 year: 2017 ident: ref30 article-title: What to lock? Functional and parametric locking publication-title: Proc Great Lakes Symp VLSI – ident: ref45 doi: 10.1109/TCAD.2020.2981034 – ident: ref107 doi: 10.1109/TIFS.2021.3096028 – ident: ref62 doi: 10.1145/3299874.3318001 – ident: ref106 doi: 10.1109/HST.2019.8741028 – ident: ref98 doi: 10.1109/ICCAD.2017.8203757 – ident: ref68 doi: 10.1109/DAC18074.2021.9586179 – start-page: 76 year: 2008 ident: ref6 article-title: IC activation and user authentication for security-sensitive systems publication-title: Proc IEEE Int Workshop Hardw Orient Security Trust – ident: ref90 doi: 10.1109/ICCAD.2017.8203759 – ident: ref95 doi: 10.1109/TETC.2019.2940750 – ident: ref102 doi: 10.1109/HOST49136.2021.9702267 – year: 2022 ident: ref1 publication-title: Intell's $88 Billion European Expansion Is Part of a New Phase in the Globalization of the Semiconductor Industry – ident: ref71 doi: 10.23919/DATE51398.2021.9473927 – start-page: 1 year: 2017 ident: ref48 article-title: Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain publication-title: Proc IEEE VLSI Test Symp (VTS) – ident: ref38 doi: 10.23919/DATE.2018.8341984 – ident: ref77 doi: 10.23919/DATE.2019.8715163 – ident: ref39 doi: 10.1109/TCAD.2021.3053912 – ident: ref35 doi: 10.1145/3194554.3194596 – year: 2007 ident: ref19 publication-title: Intellectual Property Protection in VLSI Designs Theory and Practice – ident: ref109 doi: 10.1109/TCSII.2021.3113035 – ident: ref89 doi: 10.1007/s10836-022-06028-5 – ident: ref74 doi: 10.1007/978-3-319-66787-4_10 – ident: ref15 doi: 10.1145/2024724.2024805 – ident: ref36 doi: 10.1145/3287624.3287691 – ident: ref11 doi: 10.1007/978-3-319-11824-6 – ident: ref65 doi: 10.1145/3489517.3530542 – ident: ref4 doi: 10.1109/ICCAD.2008.4681649 – ident: ref9 doi: 10.1109/TVLSI.2007.896914 – ident: ref64 doi: 10.1109/TVLSI.2021.3060345 – ident: ref96 doi: 10.1109/ICCAD45719.2019.8942047 – start-page: 405 year: 2018 ident: ref40 article-title: LUT-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection publication-title: Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI) – ident: ref59 doi: 10.23919/DATE54114.2022.9774729 – ident: ref81 doi: 10.23919/DATE51398.2021.9474118 – ident: ref28 doi: 10.1109/TCAD.2020.2968898 – ident: ref94 doi: 10.1109/ICCAD51958.2021.9643476 – ident: ref14 doi: 10.1109/CICC.2007.4405767 – ident: ref23 doi: 10.1109/HST.2016.7495588 – ident: ref105 doi: 10.1145/3240765.3240857 – volume: 32 year: 1988 ident: ref115 publication-title: Real Analysis – ident: ref13 doi: 10.1007/978-3-642-04138-9_26 |
| SSID | ssj0014529 |
| Score | 2.4663005 |
| Snippet | Due to the adoption of horizontal business models following the globalization of semiconductor manufacturing, the overproduction of integrated circuits (ICs)... |
| SourceID | proquest crossref ieee |
| SourceType | Aggregation Database Enrichment Source Index Database Publisher |
| StartPage | 1 |
| SubjectTerms | Boolean satisfiability (SAT) Canonical forms Complexity Complexity theory conjunctive normal form (CNF) Electronics packaging Foundries Globalization IC overproduction Industries Integrated circuit modeling Integrated circuits Intellectual property IP piracy Iterative methods Keys Locking Logic gates Logic locking Resilience reverse engineering Solvers Supply chains |
| Title | Complexity Analysis of the SAT Attack on Logic Locking |
| URI | https://ieeexplore.ieee.org/document/10032191 https://www.proquest.com/docview/2866488644 |
| Volume | 42 |
| WOSCitedRecordID | wos001071466500002&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1937-4151 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014529 issn: 0278-0070 databaseCode: RIE dateStart: 19820101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NS8MwFA86POjBz4nzixw8CZ3NR9PmOMThQYbghN1K-pKCKJ1sneB_b17ajYkoeCk9JKF9eR957-X9HiFXTBvtLZ2MhIkNluRAZEB5L8VZx5KSg7MBZ_YhHY2yyUQ_tsXqoRbGORcun7k-voZcvp3CAkNlXsJj4SXMOzubaaqaYq1VygAziCGggpCxnpHbFCaL9c3Y_1Uf-4T3EX5OC_HNCIWuKj9UcbAvw71_ftk-2W0PknTQ7PwB2XDVIdlZgxc8IgqFHQEv60-6BB-h05L6Mx99GozpoK4NvNJpRbHjMvgnYOC8S56Hd-Pb-6jtkxAB17KODCsFd5LHIDVztuQcjEpNYdMMSuMFWjLJbOJUYq223sSnjKWZ1a4oeKF0Io5Jp5pW7oRQI7hlOrNSCpCJKbOytFwJCywBrxtMj8RLwuXQgohjL4u3PDgTsc6R1jnSOm9p3SPXqynvDYLGX4O7SNy1gQ1de-R8uT15K2TznGdKef3jOe30l2lnZBtXby7fnZNOPVu4C7IFH_XLfHYZ-OcLkaS_wg |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS8MwEA8yBfXBz4nTqXnwSehsPvqRxyGOiXMIVthbSZMURGll6wT_e3NpNyai4EvpQ0Lay33k7nK_Q-iSCCmspeMek76EkhzlSRVaL8VoQ4KcKqMdzuwoGo_jyUQ8NsXqrhbGGOMun5kevLpcvi7VHEJlVsJ9ZiXMOjvr0DqrKddaJg0gh-hCKgAaa1m5SWISX1wn9r960Cm8BwB0grFvZsj1VfmhjJ2FGez-89v20E5zlMT9eu_30ZopDtD2CsDgIQpB3AHysvrEC_gRXObYnvrwUz_B_aqS6hWXBYaey8o-FYTO2-h5cJvcDL2mU4KnqOCVJ0nOqOHUV1wQo3NKlQwjmekoVrm0Is0JJzowYaC10NbIR4REsRYmy2gWioAdoVZRFuYYYcmoJiLWnDPFA5nHea5pyLQigbLaQXaQvyBcqhoYcehm8ZY6d8IXKdA6BVqnDa076Go55b3G0PhrcBuIuzKwpmsHdRfbkzZiNktpHIZWA1leO_ll2gXaHCYPo3R0N74_RVuwUn0Vr4ta1XRuztCG-qheZtNzx0tfwC_DCw |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Complexity+Analysis+of+the+SAT+Attack+on+Logic+Locking&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Zhong%2C+Yadi&rft.au=Guin%2C+Ujjwal&rft.date=2023-10-01&rft.pub=IEEE&rft.issn=0278-0070&rft.spage=1&rft.epage=1&rft_id=info:doi/10.1109%2FTCAD.2023.3240933&rft.externalDocID=10032191 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon |