Low-Complexity Parallel Min-Sum Medium-Density Parity-Check Decoder for McEliece Cryptosystem

The McEliece cryptosystem based on medium-density parity-check (MDPC) codes remains a candidate in the fourth round submission of post-quantum cryptography standard. The low-density parity-check (LDPC) decoders used in digital communications have been extensively studied. However, the MDPC codes for...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems. I, Regular papers Jg. 70; H. 12; S. 5328 - 5338
Hauptverfasser: Cai, Jiaxuan, Zhang, Xinmiao
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York IEEE 01.12.2023
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
ISSN:1549-8328, 1558-0806
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract The McEliece cryptosystem based on medium-density parity-check (MDPC) codes remains a candidate in the fourth round submission of post-quantum cryptography standard. The low-density parity-check (LDPC) decoders used in digital communications have been extensively studied. However, the MDPC codes for the McEliece cryptosystem have much higher column weight and different structure in their parity-check matrices. As a result, simplification techniques for LDPC decoders are not applicable to MDPC decoders. Besides, existing MDPC decoder designs have been focusing on the simplest bit-flipping algorithm, whose performance is inferior compared to that of the Min-sum algorithm. This paper first optimizes the scaled Min-sum algorithm for codes with high column weight to improve the performance with simple scalar multiplications. The overall decoder architecture is re-designed to take into account the sparsity of the parity-check matrix and nontrivial min-sum check node processing. Besides, a flexible message storage scheme is proposed to reduce the worst-case decoding latency of the randomly constructed codes utilized in the McEliece cryptosystem. Then a 2-stage scaling scheme is developed to reduce the long critical path caused by the high column weight and a group size re-balancing scheme is introduced to mitigate the precision loss caused by the 2-stage scaling in parallel decoders. For an example MDPC decoder, the proposed optimized 2-stage scaled Min-sum algorithm leads to orders of magnitude error-correcting performance improvement and 16% higher clock frequency with negligible silicon area overhead compared to unoptimized Min-sum decoders.
AbstractList The McEliece cryptosystem based on medium-density parity-check (MDPC) codes remains a candidate in the fourth round submission of post-quantum cryptography standard. The low-density parity-check (LDPC) decoders used in digital communications have been extensively studied. However, the MDPC codes for the McEliece cryptosystem have much higher column weight and different structure in their parity-check matrices. As a result, simplification techniques for LDPC decoders are not applicable to MDPC decoders. Besides, existing MDPC decoder designs have been focusing on the simplest bit-flipping algorithm, whose performance is inferior compared to that of the Min-sum algorithm. This paper first optimizes the scaled Min-sum algorithm for codes with high column weight to improve the performance with simple scalar multiplications. The overall decoder architecture is re-designed to take into account the sparsity of the parity-check matrix and nontrivial min-sum check node processing. Besides, a flexible message storage scheme is proposed to reduce the worst-case decoding latency of the randomly constructed codes utilized in the McEliece cryptosystem. Then a 2-stage scaling scheme is developed to reduce the long critical path caused by the high column weight and a group size re-balancing scheme is introduced to mitigate the precision loss caused by the 2-stage scaling in parallel decoders. For an example MDPC decoder, the proposed optimized 2-stage scaled Min-sum algorithm leads to orders of magnitude error-correcting performance improvement and 16% higher clock frequency with negligible silicon area overhead compared to unoptimized Min-sum decoders.
Author Zhang, Xinmiao
Cai, Jiaxuan
Author_xml – sequence: 1
  givenname: Jiaxuan
  orcidid: 0009-0008-4164-6664
  surname: Cai
  fullname: Cai, Jiaxuan
  email: cai.1072@osu.edu
  organization: Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA
– sequence: 2
  givenname: Xinmiao
  orcidid: 0000-0002-8289-2377
  surname: Zhang
  fullname: Zhang, Xinmiao
  email: zhang.8952@osu.edu
  organization: Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA
BookMark eNp9kE1LAzEQhoNUsK3-AMHDgufUfHaTo2yrFloUWo-ypNlZTN3d1GSL9t-7pT2IB08zMO8zwzwD1Gt8AwhdUzKilOi7VbacjRhhfMQ51VyqM9SnUipMFBn3Dr3QWHGmLtAgxg0hTBNO--ht7r9w5uttBd-u3ScvJpiqgipZuAYvd3WygMLtajyBJp7mXcHZO9iPZALWFxCS0odkYaeVAwtJFvbb1sd9bKG-ROelqSJcneoQvT5MV9kTnj8_zrL7ObZMixanqiw0SMM5lIJzzoQhtGBjw2WqCaPKMkF0KYVUJU_LtVXS6qKAtRIKCsr4EN0e926D_9xBbPON34WmO5l3f4oxFYyILpUeUzb4GAOUuXWtaZ1v2mBclVOSH1zmB5f5wWV-ctmR9A-5Da42Yf8vc3NkHAD8yrNUyDHjP853gT8
CODEN ITCSCH
CitedBy_id crossref_primary_10_1007_s11265_025_01964_9
Cites_doi 10.1109/TCSI.2012.2215746
10.1109/ISIT.2013.6620590
10.1007/978-3-030-25922-8_7
10.7873/DATE2014.051
10.1109/4234.1001666
10.1145/2700102
10.1109/JSSC.2005.864133
10.1109/tcsi.2008.926995
10.46586/tches.v2022.i4.110-134
10.1109/TC.2017.2672984
10.1109/tcsii.2023.3264578
10.1109/ISCAS.2018.8351684
10.1007/978-3-031-17234-2_5
10.1109/TCOMM.2020.2987898
10.1007/978-3-662-53887-6_29
10.7551/mitpress/4347.001.0001
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
L7M
DOI 10.1109/TCSI.2023.3319358
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList Technology Research Database

Database_xml – sequence: 1
  dbid: RIE
  name: IEL
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1558-0806
EndPage 5338
ExternalDocumentID 10_1109_TCSI_2023_3319358
10274562
Genre orig-research
GrantInformation_xml – fundername: National Science Foundation
  grantid: 2052641
  funderid: 10.13039/100000001
GroupedDBID 0R~
29I
4.4
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACIWK
AETIX
AGQYO
AGSQL
AHBIQ
AIBXA
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
EBS
EJD
HZ~
H~9
IFIPE
IPLJI
JAVBF
M43
O9-
OCL
PZZ
RIA
RIE
RNS
VJK
AAYXX
CITATION
7SP
8FD
L7M
ID FETCH-LOGICAL-c294t-78fd9e5a33ef433324a01d26a35790218c2409f5458f37fbc85c9ddeb848ed123
IEDL.DBID RIE
ISICitedReferencesCount 3
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001085511800001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1549-8328
IngestDate Mon Jun 30 14:10:06 EDT 2025
Sat Nov 29 06:23:58 EST 2025
Tue Nov 18 22:36:10 EST 2025
Wed Aug 27 02:35:09 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 12
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-029
https://doi.org/10.15223/policy-037
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c294t-78fd9e5a33ef433324a01d26a35790218c2409f5458f37fbc85c9ddeb848ed123
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0002-8289-2377
0009-0008-4164-6664
PQID 2904614204
PQPubID 85411
PageCount 11
ParticipantIDs ieee_primary_10274562
proquest_journals_2904614204
crossref_citationtrail_10_1109_TCSI_2023_3319358
crossref_primary_10_1109_TCSI_2023_3319358
PublicationCentury 2000
PublicationDate 2023-12-01
PublicationDateYYYYMMDD 2023-12-01
PublicationDate_xml – month: 12
  year: 2023
  text: 2023-12-01
  day: 01
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on circuits and systems. I, Regular papers
PublicationTitleAbbrev TCSI
PublicationYear 2023
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
Lin (ref3) 2004
ref12
ref15
ref14
ref20
ref11
ref10
ref2
ref17
ref19
ref18
ref8
ref7
ref9
ref6
ref5
Bernstein (ref1) 2017
Zhang (ref16) 2015
Bartz (ref4)
References_xml – volume-title: Classic McEliece: Conservative Code-Based Cryptography
  year: 2017
  ident: ref1
– volume-title: Error Control Coding
  year: 2004
  ident: ref3
– ident: ref19
  doi: 10.1109/TCSI.2012.2215746
– start-page: 1
  volume-title: Proc. SCC 12th Int. ITG Conf. Syst., Commun. Coding
  ident: ref4
  article-title: On decoding schemes for the MDPC-McEliece cryptosystem
– volume-title: VLSI Architectures for Modern Error Correcting Codes
  year: 2015
  ident: ref16
– ident: ref2
  doi: 10.1109/ISIT.2013.6620590
– ident: ref13
  doi: 10.1007/978-3-030-25922-8_7
– ident: ref8
  doi: 10.7873/DATE2014.051
– ident: ref14
  doi: 10.1109/4234.1001666
– ident: ref9
  doi: 10.1145/2700102
– ident: ref17
  doi: 10.1109/JSSC.2005.864133
– ident: ref18
  doi: 10.1109/tcsi.2008.926995
– ident: ref5
  doi: 10.46586/tches.v2022.i4.110-134
– ident: ref10
  doi: 10.1109/TC.2017.2672984
– ident: ref11
  doi: 10.1109/tcsii.2023.3264578
– ident: ref20
  doi: 10.1109/ISCAS.2018.8351684
– ident: ref7
  doi: 10.1007/978-3-031-17234-2_5
– ident: ref6
  doi: 10.1109/TCOMM.2020.2987898
– ident: ref12
  doi: 10.1007/978-3-662-53887-6_29
– ident: ref15
  doi: 10.7551/mitpress/4347.001.0001
SSID ssj0029031
Score 2.4201186
Snippet The McEliece cryptosystem based on medium-density parity-check (MDPC) codes remains a candidate in the fourth round submission of post-quantum cryptography...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 5328
SubjectTerms Algorithms
Codes
Columnar structure
Complexity theory
Critical path
Cryptography
Decoders
Decoding
Encoding
Error correcting codes
Error correction
Iterative decoding
McEliece cryptosystem
medium-density parity-check codes
min-sum algorithm
parallel decoder
Parity
Performance enhancement
post-quantum cryptography
Quantum cryptography
Sparse matrices
Title Low-Complexity Parallel Min-Sum Medium-Density Parity-Check Decoder for McEliece Cryptosystem
URI https://ieeexplore.ieee.org/document/10274562
https://www.proquest.com/docview/2904614204
Volume 70
WOSCitedRecordID wos001085511800001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEL
  customDbUrl:
  eissn: 1558-0806
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0029031
  issn: 1549-8328
  databaseCode: RIE
  dateStart: 20040101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS8MwEA8qPuiDnxPnF3nwScjMmmxtHmUqCjoGm7AXKWlyweG-6DrF_95c242BKPjUQJNScpfcXS73-xFyqbTmDiywIKk7JsPEsiRwjmnFE8T_CiGyOdlE2G5H_b7qlMXqeS0MAOSXz6CGzTyXbydmjkdlfoX7GKqBO-56GDaLYq1ldKW4KMBRpWJeTaMyhVnn6rrX6j7WkCe8JrzGCaR3XzFCOavKj604ty_3u__8sz2yUzqS9KaQ_D5Zg_EB2V6BFzwkr0-TT4YLHkEvsy_a0Skypwzp82DMuvMRxSzNfMRu8RJ78d4_WOsNzDu9Bax2T6l3aike2g3AAG2lX9NsUqA_V8jL_V2v9cBKOgVmAiUzFkbOKmhoIcBJIbwnpXndBk0tGqFCU2-8dVcOM2lOhC4xUcMov_slkYzAegt3RDbGkzEcE-pjQJXwwGgFQjZloqyPdIFbpLwBHukq4Yv5jU2JNY6UF8M4jzm4ilEkMYokLkVSJVfLIdMCaOOvzhWUwUrHYvqr5Gwhxbhci7PYa4b0TkjA5ckvw07JFn69uKVyRjaydA7nZNN8ZINZepGr2TdvLs8j
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS8MwEA-igvrgtzg_8-CTkJk1qW0eZToU5xCcsBcpaXLB4b6oneJ_b66tMhAFnxpoQkvukrvL5X4_Qk6U1tyBBRakDcdklFqWBs4xrXiK-F8RxLYgm4g6nbjXU_dVsXpRCwMAxeUzqGOzyOXbsZniUZlf4T6GCnHHXQilDHhZrvUdXykuSnhUqZhX1LhKYja4Ous2H27qyBReF17nBBK8z5ihglflx2ZcWJjW2j__bZ2sVq4kvShlv0HmYLRJVmYABrfIU3v8znDJI-xl_kHvdYbcKQN61x-xh-mQYp5mOmSXeI29fO8frPkM5oVeAta7Z9S7tRSP7fpggDazj0k-LvGft8lj66rbvGYVoQIzgZI5i2JnFYRaCHBSCO9Lad6wwbkWYaTQ2Btv35XDXJoTkUtNHBrl9780ljFYb-N2yPxoPIJdQn0UqFIeGK1AyHOZKutjXeAWSW-Ax7pG-Nf8JqZCG0fSi0FSRB1cJSiSBEWSVCKpkdPvIZMSauOvztsog5mO5fTXyMGXFJNqNb4mXjOkd0MCLvd-GXZMlq67d-2kfdO53SfL-KXyzsoBmc-zKRySRfOW91-zo0LlPgFhetJq
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Low-Complexity+Parallel+Min-Sum+Medium-Density+Parity-Check+Decoder+for+McEliece+Cryptosystem&rft.jtitle=IEEE+transactions+on+circuits+and+systems.+I%2C+Regular+papers&rft.au=Cai%2C+Jiaxuan&rft.au=Zhang%2C+Xinmiao&rft.date=2023-12-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=1549-8328&rft.eissn=1558-0806&rft.volume=70&rft.issue=12&rft.spage=5328&rft_id=info:doi/10.1109%2FTCSI.2023.3319358&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1549-8328&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1549-8328&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1549-8328&client=summon