NEST: A Quadruple-Node Upset Recovery Latch Design and Algorithm-Based Recovery Optimization

Multinode upset induced by radiation on integrated circuits has caused many circuit reliability issues. This article proposes a single-event quadruple-node upset (QNU) recovery latch (NEST), based on four circular feedback loops that are formed by 25 C-elements to realize high robustness. NEST achie...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on aerospace and electronic systems Jg. 60; H. 4; S. 4590 - 4600
Hauptverfasser:	Huang, Zhengfeng, Sun, Liting, Wang, Xu, Liang, Huaguo, Lu, Yingchun, Yan, Aibin, Pan, Jun, Wen, Xiaoqing
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.08.2024 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	Aerospace and electronic systems Algorithms Circuit reliability Design optimization Feedback loops High impedance Integrated circuits Inverters Latches Logic gates Nodes Optimization Optimization algorithm Power demand quadruple-node upset (QNU) recovery Radiation hardening (electronics) radiation hardening by design Recovery recovery rate
ISSN:	0018-9251, 1557-9603
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!