NEST: A Quadruple-Node Upset Recovery Latch Design and Algorithm-Based Recovery Optimization

Multinode upset induced by radiation on integrated circuits has caused many circuit reliability issues. This article proposes a single-event quadruple-node upset (QNU) recovery latch (NEST), based on four circular feedback loops that are formed by 25 C-elements to realize high robustness. NEST achie...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IEEE transactions on aerospace and electronic systems Ročník 60; číslo 4; s. 4590 - 4600
Hlavní autoři: Huang, Zhengfeng, Sun, Liting, Wang, Xu, Liang, Huaguo, Lu, Yingchun, Yan, Aibin, Pan, Jun, Wen, Xiaoqing
Médium: Journal Article
Jazyk:angličtina
Vydáno: New York IEEE 01.08.2024
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:
ISSN:0018-9251, 1557-9603
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract Multinode upset induced by radiation on integrated circuits has caused many circuit reliability issues. This article proposes a single-event quadruple-node upset (QNU) recovery latch (NEST), based on four circular feedback loops that are formed by 25 C-elements to realize high robustness. NEST achieves 29.02% reduction in power consumption compared to the latch design and algorithm-based verification protected against multiple-node upset (LDAVPM) latch and 51.44% reduction in setup time compared to the quadruple-node upset recoverable and high-impedance-state insensitive latch (QRHIL) latch. NEST also achieves a 99.29% QNU recovery rate. Furthermore, a high-speed, high-precision optimization algorithm for multinode upset recovery is also proposed and implemented. This algorithm achieves 99.84 reduction in simulation time for exhaustive fault injections having equivalent accuracy with high performance simulation program with integrated circuit emphasis (HSPICE).
AbstractList Multinode upset induced by radiation on integrated circuits has caused many circuit reliability issues. This article proposes a single-event quadruple-node upset (QNU) recovery latch (NEST), based on four circular feedback loops that are formed by 25 C-elements to realize high robustness. NEST achieves 29.02% reduction in power consumption compared to the latch design and algorithm-based verification protected against multiple-node upset (LDAVPM) latch and 51.44% reduction in setup time compared to the quadruple-node upset recoverable and high-impedance-state insensitive latch (QRHIL) latch. NEST also achieves a 99.29% QNU recovery rate. Furthermore, a high-speed, high-precision optimization algorithm for multinode upset recovery is also proposed and implemented. This algorithm achieves 99.84 reduction in simulation time for exhaustive fault injections having equivalent accuracy with high performance simulation program with integrated circuit emphasis (HSPICE).
Author Lu, Yingchun
Wang, Xu
Liang, Huaguo
Wen, Xiaoqing
Pan, Jun
Sun, Liting
Huang, Zhengfeng
Yan, Aibin
Author_xml – sequence: 1
  givenname: Zhengfeng
  orcidid: 0000-0001-8695-4478
  surname: Huang
  fullname: Huang, Zhengfeng
  email: huangzhengfeng@139.com
  organization: School of Microelectronics, HeFei University of Technology, Hefei, China
– sequence: 2
  givenname: Liting
  orcidid: 0009-0004-0910-3361
  surname: Sun
  fullname: Sun, Liting
  email: sunliting2022@outlook.com
  organization: School of Microelectronics, HeFei University of Technology, Hefei, China
– sequence: 3
  givenname: Xu
  orcidid: 0009-0009-4204-6473
  surname: Wang
  fullname: Wang, Xu
  email: 1311373720@qq.com
  organization: School of Microelectronics, HeFei University of Technology, Hefei, China
– sequence: 4
  givenname: Huaguo
  orcidid: 0000-0002-0307-7236
  surname: Liang
  fullname: Liang, Huaguo
  email: huagulg@hfut.edu.cn
  organization: School of Microelectronics, HeFei University of Technology, Hefei, China
– sequence: 5
  givenname: Yingchun
  orcidid: 0000-0002-2621-0933
  surname: Lu
  fullname: Lu, Yingchun
  email: luyingchun@hfut.edu.cn
  organization: School of Microelectronics, HeFei University of Technology, Hefei, China
– sequence: 6
  givenname: Aibin
  orcidid: 0000-0003-0024-987X
  surname: Yan
  fullname: Yan, Aibin
  email: abyan@mail.ustc.edu.cn
  organization: School of Microelectronics, HeFei University of Technology, Hefei, China
– sequence: 7
  givenname: Jun
  orcidid: 0009-0000-8368-2876
  surname: Pan
  fullname: Pan, Jun
  email: panjun@hficw.com
  organization: School of Microelectronics, HeFei University of Technology, Hefei, China
– sequence: 8
  givenname: Xiaoqing
  orcidid: 0000-0001-8305-604X
  surname: Wen
  fullname: Wen, Xiaoqing
  email: wen@csn.kyutech.ac.jp
  organization: Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology, Fukuoka, Japan
BookMark eNp9kF1LAkEUhocwSK0fEHSx0PXazM6X052ZfYAopd4Fy7hzVkd0d5sZA_v1rSkUXXR1OPA87zm8LdQoygIQuiS4QwhWN9PeYNJJcMI6lEqlRHKCmoRzGSuBaQM1MSbdWCWcnKGW96t6ZV1Gm-htNJhMb6Ne9LLVxm2rNcSj0kA0qzyE6BWy8gPcLhrqkC2je_B2UUS6MFFvvSidDctNfKc9mB9yXAW7sZ862LI4R6e5Xnu4OM42mj0Mpv2neDh-fO73hnGWKBZibqhgqkulxIyw-ZzIueA0VxkHaTIgRmhGBCjBNVOcGkqZ4EZ0c5WDpprRNro-5FaufN-CD-mq3LqiPplSrHAdrZSsKXmgMld67yBPMxu-_wxO23VKcLqvMt1Xme6rTI9V1ib5Y1bObrTb_etcHRwLAL94JiVXjH4BCYqALg
CODEN IEARAX
CitedBy_id crossref_primary_10_1109_TVLSI_2025_3554117
crossref_primary_10_1016_j_mejo_2025_106647
Cites_doi 10.1109/23.556880
10.1109/TDMR.2016.2634626
10.1109/T-ED.1979.19370
10.1109/RADECS.2016.8093097
10.1109/TNS.2006.886223
10.1049/iet-cdt.2008.0099
10.1016/j.mejo.2021.105243
10.1515/9781400882618-003
10.1109/VTS.2017.7928930
10.1109/TCAD.2022.3213212
10.1007/s10836-015-5551-3
10.1109/TCSI.2011.2177135
10.1109/TCSI.2020.2973676
10.1109/EDSSC.2017.8126562
10.1109/16.701475
10.1109/TC.2010.24
10.1109/TNS.2002.805402
10.1109/TAES.2022.3219372
10.1109/TC.2015.2509983
10.1109/TVLSI.2022.3204827
10.1109/TNS.2013.2255624
10.1109/TNS.2013.2260357
10.1109/TETC.2020.3025584
10.1109/IRPS.2011.5784522
10.1109/TAES.2022.3216795
10.1109/TR.1964.5214855
10.1109/TETC.2017.2776285
10.1109/MSE.2007.44
10.3390/electronics10202457
10.1109/IRPS.2010.5488680
10.1109/IEDM.2001.979501
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2024
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2024
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
7TB
8FD
FR3
H8D
L7M
DOI 10.1109/TAES.2024.3379962
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Electronics & Communications Abstracts
Mechanical & Transportation Engineering Abstracts
Technology Research Database
Engineering Research Database
Aerospace Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Aerospace Database
Engineering Research Database
Technology Research Database
Mechanical & Transportation Engineering Abstracts
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList
Aerospace Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1557-9603
EndPage 4600
ExternalDocumentID 10_1109_TAES_2024_3379962
10477594
Genre orig-research
GrantInformation_xml – fundername: National Natural Science Foundation of China
  grantid: 62274052; 62374049; 62027815
  funderid: 10.13039/501100001809
– fundername: Key Research and Development Projects in Anhui Province
  grantid: 202304a05020003
– fundername: University Synergy Innovation Program of Anhui Province
  grantid: GXXT-2023-011
GroupedDBID -~X
0R~
29I
4.4
41~
5GY
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFO
ACIWK
ACNCT
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
F5P
H~9
IAAWW
IBMZZ
ICLAB
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
OCL
P2P
RIA
RIE
RNS
TN5
VH1
AAYXX
CITATION
7SP
7TB
8FD
FR3
H8D
L7M
ID FETCH-LOGICAL-c294t-5d364983770414bb17b653f9c5e7dce1d6a416e965a4953d33465d68f9fea3a43
IEDL.DBID RIE
ISICitedReferencesCount 3
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001291141500125&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 0018-9251
IngestDate Mon Jun 30 10:23:01 EDT 2025
Tue Nov 18 22:10:32 EST 2025
Sat Nov 29 01:51:38 EST 2025
Wed Aug 27 02:33:45 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 4
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-029
https://doi.org/10.15223/policy-037
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c294t-5d364983770414bb17b653f9c5e7dce1d6a416e965a4953d33465d68f9fea3a43
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0009-0009-4204-6473
0000-0002-2621-0933
0000-0001-8695-4478
0000-0002-0307-7236
0009-0000-8368-2876
0000-0003-0024-987X
0009-0004-0910-3361
0000-0001-8305-604X
PQID 3090983997
PQPubID 85477
PageCount 11
ParticipantIDs proquest_journals_3090983997
ieee_primary_10477594
crossref_citationtrail_10_1109_TAES_2024_3379962
crossref_primary_10_1109_TAES_2024_3379962
PublicationCentury 2000
PublicationDate 2024-08-01
PublicationDateYYYYMMDD 2024-08-01
PublicationDate_xml – month: 08
  year: 2024
  text: 2024-08-01
  day: 01
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on aerospace and electronic systems
PublicationTitleAbbrev T-AES
PublicationYear 2024
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref12
ref34
ref14
ref31
ref30
ref11
ref33
ref32
ref2
ref1
Huang (ref15) 2020; 43
ref17
ref16
ref19
ref18
ref24
ref23
ref26
ref25
ref20
ref22
ref21
ref28
ref27
ref8
ref7
Weste (ref10) 2010
ref9
ref4
ref3
ref6
ref5
Rabaey (ref29) 2003
References_xml – ident: ref11
  doi: 10.1109/23.556880
– ident: ref4
  doi: 10.1109/TDMR.2016.2634626
– ident: ref1
  doi: 10.1109/T-ED.1979.19370
– ident: ref31
  doi: 10.1109/RADECS.2016.8093097
– ident: ref30
  doi: 10.1109/TNS.2006.886223
– ident: ref12
  doi: 10.1049/iet-cdt.2008.0099
– ident: ref23
  doi: 10.1016/j.mejo.2021.105243
– ident: ref21
  doi: 10.1515/9781400882618-003
– ident: ref17
  doi: 10.1109/VTS.2017.7928930
– ident: ref13
  doi: 10.1109/TCAD.2022.3213212
– ident: ref28
  doi: 10.1007/s10836-015-5551-3
– ident: ref19
  doi: 10.1109/TCSI.2011.2177135
– ident: ref32
  doi: 10.1109/TCSI.2020.2973676
– ident: ref6
  doi: 10.1109/EDSSC.2017.8126562
– ident: ref9
  doi: 10.1109/16.701475
– start-page: 241
  volume-title: CMOS VLSI Design: A Circuits and Systems Perspective
  year: 2010
  ident: ref10
  article-title: Chapter 7 Robustness
– ident: ref26
  doi: 10.1109/TC.2010.24
– start-page: 237
  volume-title: Digital Integrated Circuits: A Design Perspective
  year: 2003
  ident: ref29
  article-title: Chapter 7 sequential logic circuit design
– ident: ref2
  doi: 10.1109/TNS.2002.805402
– ident: ref14
  doi: 10.1109/TAES.2022.3219372
– ident: ref27
  doi: 10.1109/TC.2015.2509983
– ident: ref33
  doi: 10.1109/TVLSI.2022.3204827
– ident: ref3
  doi: 10.1109/TNS.2013.2255624
– ident: ref5
  doi: 10.1109/TNS.2013.2260357
– ident: ref8
  doi: 10.1109/TETC.2020.3025584
– ident: ref7
  doi: 10.1109/IRPS.2011.5784522
– ident: ref34
  doi: 10.1109/TAES.2022.3216795
– ident: ref22
  doi: 10.1109/TR.1964.5214855
– ident: ref18
  doi: 10.1109/TETC.2017.2776285
– ident: ref20
  doi: 10.1109/MSE.2007.44
– volume: 43
  start-page: 2508
  issue: 9
  year: 2020
  ident: ref15
  article-title: A low-cost triple-node-upset-resilient latch design
  publication-title: J. Electron. Inf. Technol.
– ident: ref16
  doi: 10.3390/electronics10202457
– ident: ref24
  doi: 10.1109/IRPS.2010.5488680
– ident: ref25
  doi: 10.1109/IEDM.2001.979501
SSID ssj0014843
Score 2.4492881
Snippet Multinode upset induced by radiation on integrated circuits has caused many circuit reliability issues. This article proposes a single-event quadruple-node...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 4590
SubjectTerms Aerospace and electronic systems
Algorithms
Circuit reliability
Design optimization
Feedback loops
High impedance
Integrated circuits
Inverters
Latches
Logic gates
Nodes
Optimization
Optimization algorithm
Power demand
quadruple-node upset (QNU) recovery
Radiation hardening (electronics)
radiation hardening by design
Recovery
recovery rate
Title NEST: A Quadruple-Node Upset Recovery Latch Design and Algorithm-Based Recovery Optimization
URI https://ieeexplore.ieee.org/document/10477594
https://www.proquest.com/docview/3090983997
Volume 60
WOSCitedRecordID wos001291141500125&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE/IET Electronic Library (IEL) (UW System Shared)
  customDbUrl:
  eissn: 1557-9603
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014843
  issn: 0018-9251
  databaseCode: RIE
  dateStart: 19650101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1JSwMxFA5WPOjBtWLdyMGTMDYz2RpvVVs8SFWs4EEYMpM3KtS2tFPBf2-SiRui4G0OL2EmX5LvvXkbQgfEUpR22T1G5RCxDEykraIQGdCJ1kXcKnTmm03IXq91d6euQrK6z4UBAB98Bkfu0fvyzSifuV9lTVdWQHLFaqgmpaiStT5cBqwVQuRie4ItawcXZkxUs9_u3FhTMGFHlEqr4CffSMh3VflxFXt-6a78881W0XJQJHG7Qn4NzcFwHS19KS-4ge57nZv-MW7j65k2k9l4AFFvZADfjqdQYmd42n38ii_sbfyIz3woB9ZDg9uDh9HkqXx8jk4sx5lPyUt7vzyHxM06uu12-qfnUeimEOWJYmXEDRVMWXtUEhazLItlJjgtVM5BmhxiI7RVzkAJrl3MqaGUCW5Eq1AFaKoZ3UTzw9EQthBmWQFWDVSkUHbKJFGacyCGJyASS4Wigcj78qZ5KDXuOl4MUm9yEJU6RFKHSBoQaaDDjyHjqs7GX8J1B8EXwWr1G2j3HcQ0HMVpSoki9rOVktu_DNtBi272KqxvF82XkxnsoYX8pXyaTvb9LnsDXLrOCA
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NT9swFH9iMGnbAdjGtA4YPuw0KeD4I6l3K9CKaSVsapE4TIqc-IVWKm3VppP232M7hjGhIe2Ww3M-_LP9ey_vC-ATtRSlXXaPUSVGokATaasoRAY107qK25UufLOJNMvaV1fqe0hW97kwiOiDz_DQXXpfvpmVK_er7MiVFUilEs9gQwrBaJOude80EO0QJBfbPWx5OzgxY6qOhp3uwBqDTBxynloVn_1FQ76vyqPD2DNMb-s_320bNoMqSToN9q9hDadv4NWDAoNv4WfWHQy_kA75sdJmsZpPMMpmBsnlfIk1caanXcm_Sd-exyNy6oM5iJ4a0plczxbjenQTHVuWM38kL-wJcxNSN3fgstcdnpxFoZ9CVDIl6kganghlLdKUilgURZwWieSVKiWmpsTYJNqqZ6gSqV3UqeFcJNIk7UpVqLkW_B2sT2dTfA9EFBVaRVDRStlbMqa0lEiNZJgwS4ZJC-jd9OZlKDbuel5Mcm90UJU7RHKHSB4QacHn-yHzptLGU8I7DoIHgs3st2DvDsQ8bMZlzqmi9rOVSj_8Y9gBvDgbnvfz_tfs2y68dE9qgvz2YL1erHAfnpe_6vFy8dGvuFtBf9FP
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=NEST%3A+A+Quadruple-Node+Upset+Recovery+Latch+Design+and+Algorithm-Based+Recovery+Optimization&rft.jtitle=IEEE+transactions+on+aerospace+and+electronic+systems&rft.au=Huang%2C+Zhengfeng&rft.au=Sun%2C+Liting&rft.au=Wang%2C+Xu&rft.au=Liang%2C+Huaguo&rft.date=2024-08-01&rft.pub=IEEE&rft.issn=0018-9251&rft.volume=60&rft.issue=4&rft.spage=4590&rft.epage=4600&rft_id=info:doi/10.1109%2FTAES.2024.3379962&rft.externalDocID=10477594
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0018-9251&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0018-9251&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0018-9251&client=summon