High Throughput and Hardware Efficient Hybrid LDPC Decoder Using Bit-Serial Stochastic Updating

Hybrid low-density parity-check (LDPC) decoding combines conventional Belief-Propagation (BP) algorithm with stochastic decoding to achieve high performance and low complexity simultaneously. However, lossy and inefficient stochastic-to-binary (S2B) conversion brings extra performance degradation an...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems. I, Regular papers Jg. 70; H. 9; S. 1 - 12
Hauptverfasser: Hu, Shuai, Han, Kaining, Zhu, Yubin, Shen, Guodong, Wang, Fujie, Hu, Jianhao
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York IEEE 01.09.2023
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
ISSN:1549-8328, 1558-0806
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract Hybrid low-density parity-check (LDPC) decoding combines conventional Belief-Propagation (BP) algorithm with stochastic decoding to achieve high performance and low complexity simultaneously. However, lossy and inefficient stochastic-to-binary (S2B) conversion brings extra performance degradation and decoding latency. In this paper, a bit-serial stochastic updating based hybrid decoding (BSSU-HD) is proposed, which employs fully correlated stochastic (FCS) check nodes (CNs) and probability tracers assisted variable nodes (VNs) to accomplish accurate and efficient S2B conversion. Two strategies, including random source selection and tracing speed switching, are proposed to further improve performance and convergence. A BSSU LDPC decoder for IEEE 802.3an is designed in a 65-nm CMOS process, which occupies 4.6 mm<inline-formula> <tex-math notation="LaTeX">^2</tex-math> </inline-formula> silicon area and achieves a throughput of 200.8 Gb/s at <inline-formula> <tex-math notation="LaTeX">E_b/N_0 = 4.4</tex-math> </inline-formula> dB with 500 MHz clock frequency from a 1.2 V supply voltage. The power and energy efficiency are 2.933 W and 14.61 pJ/bit, respectively. To the best of our known, it achieves the best decoding performance, the highest throughput and hardware efficiency among state-of-the-art IEEE 802.3an LDPC decoders. We also verify that the BSSU-HD can achieve better performance for multi-rate 5th generation (5G) New Ratio (NR) LDPC codes than conventional algorithm, which greatly extends the application of the stochastic decoding.
AbstractList Hybrid low-density parity-check (LDPC) decoding combines conventional Belief-Propagation (BP) algorithm with stochastic decoding to achieve high performance and low complexity simultaneously. However, lossy and inefficient stochastic-to-binary (S2B) conversion brings extra performance degradation and decoding latency. In this paper, a bit-serial stochastic updating based hybrid decoding (BSSU-HD) is proposed, which employs fully correlated stochastic (FCS) check nodes (CNs) and probability tracers assisted variable nodes (VNs) to accomplish accurate and efficient S2B conversion. Two strategies, including random source selection and tracing speed switching, are proposed to further improve performance and convergence. A BSSU LDPC decoder for IEEE 802.3an is designed in a 65-nm CMOS process, which occupies 4.6 mm2 silicon area and achieves a throughput of 200.8 Gb/s at [Formula Omitted] dB with 500 MHz clock frequency from a 1.2 V supply voltage. The power and energy efficiency are 2.933 W and 14.61 pJ/bit, respectively. To the best of our known, it achieves the best decoding performance, the highest throughput and hardware efficiency among state-of-the-art IEEE 802.3an LDPC decoders. We also verify that the BSSU-HD can achieve better performance for multi-rate 5th generation (5G) New Ratio (NR) LDPC codes than conventional algorithm, which greatly extends the application of the stochastic decoding.
Hybrid low-density parity-check (LDPC) decoding combines conventional Belief-Propagation (BP) algorithm with stochastic decoding to achieve high performance and low complexity simultaneously. However, lossy and inefficient stochastic-to-binary (S2B) conversion brings extra performance degradation and decoding latency. In this paper, a bit-serial stochastic updating based hybrid decoding (BSSU-HD) is proposed, which employs fully correlated stochastic (FCS) check nodes (CNs) and probability tracers assisted variable nodes (VNs) to accomplish accurate and efficient S2B conversion. Two strategies, including random source selection and tracing speed switching, are proposed to further improve performance and convergence. A BSSU LDPC decoder for IEEE 802.3an is designed in a 65-nm CMOS process, which occupies 4.6 mm<inline-formula> <tex-math notation="LaTeX">^2</tex-math> </inline-formula> silicon area and achieves a throughput of 200.8 Gb/s at <inline-formula> <tex-math notation="LaTeX">E_b/N_0 = 4.4</tex-math> </inline-formula> dB with 500 MHz clock frequency from a 1.2 V supply voltage. The power and energy efficiency are 2.933 W and 14.61 pJ/bit, respectively. To the best of our known, it achieves the best decoding performance, the highest throughput and hardware efficiency among state-of-the-art IEEE 802.3an LDPC decoders. We also verify that the BSSU-HD can achieve better performance for multi-rate 5th generation (5G) New Ratio (NR) LDPC codes than conventional algorithm, which greatly extends the application of the stochastic decoding.
Author Hu, Jianhao
Zhu, Yubin
Wang, Fujie
Han, Kaining
Shen, Guodong
Hu, Shuai
Author_xml – sequence: 1
  givenname: Shuai
  orcidid: 0000-0003-2076-2873
  surname: Hu
  fullname: Hu, Shuai
  organization: National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China, Chengdu, China
– sequence: 2
  givenname: Kaining
  orcidid: 0000-0003-0032-5641
  surname: Han
  fullname: Han, Kaining
  organization: National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China, Chengdu, China
– sequence: 3
  givenname: Yubin
  orcidid: 0000-0001-7327-0595
  surname: Zhu
  fullname: Zhu, Yubin
  organization: National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China, Chengdu, China
– sequence: 4
  givenname: Guodong
  surname: Shen
  fullname: Shen, Guodong
  organization: National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China, Chengdu, China
– sequence: 5
  givenname: Fujie
  surname: Wang
  fullname: Wang, Fujie
  organization: National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China, Chengdu, China
– sequence: 6
  givenname: Jianhao
  orcidid: 0000-0003-1380-5513
  surname: Hu
  fullname: Hu, Jianhao
  organization: National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China, Chengdu, China
BookMark eNp9kE1rAjEQhkOxULX9AYUeAj2vzccmZo_taruC0IJ6DtnsRCN212YjxX_fFT2UHnqagXmfmeEZoF7d1IDQPSUjSkn2tMwXsxEjjI84U4QReoX6VAiVEEVk79SnWaK62Q0atO2WEJYRTvtIF369wctNaA7rzf4QsakrXJhQfZsAeOqctx7qiItjGXyF55OPHE_ANhUEvGp9vcYvPiYLCN7s8CI2dmPa6C1e7SsTu_EtunZm18LdpQ7R6nW6zItk_v42y5_niWVZGhMKmQCeOpAZcKokk2kpMzl2lbOK0FQ4OeYlMG6JEkY5x4UwoiwlM6SE0vEhejzv3Yfm6wBt1NvmEOrupGZKqLFglKVdanxO2dC0bQCnrY_dn00dg_E7TYk-2dQnm_pkU19sdiT9Q-6D_zTh-C_zcGY8APzK05RnSvIfZN-Brg
CODEN ITCSCH
CitedBy_id crossref_primary_10_1002_itl2_539
crossref_primary_10_3390_e27040359
crossref_primary_10_1109_COMST_2024_3443193
crossref_primary_10_1109_TVLSI_2024_3488716
crossref_primary_10_1109_TCSI_2024_3389040
Cites_doi 10.1109/ICASSP.2009.4959645
10.1109/TCSII.2016.2535038
10.1109/TCSI.2020.3003457
10.1109/TCOMM.2004.836563
10.1109/ISCAS51556.2021.9401329
10.1049/el:19961141
10.1109/TCOMM.2005.861668
10.1007/s00034-019-01107-z
10.1109/TCOMM.2005.852852
10.1109/TSP.2011.2163630
10.1109/TCOMM.2013.021913.120149
10.1109/APCCAS.2012.6419075
10.1007/978-1-4899-5841-9_2
10.1109/26.768759
10.1109/ICCD.2013.6657023
10.1109/TIT.1962.1057683
10.1109/TCSI.2022.3179282
10.1109/TCSI.2014.2312479
10.1109/ICCD.2006.4380835
10.1109/26.990903
10.23919/DATE.2017.7927069
10.1109/JSSC.2010.2042255
10.1109/TSP.2017.2725221
10.1109/TSP.2008.929671
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
L7M
DOI 10.1109/TCSI.2023.3280201
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL) - NZ
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList Technology Research Database

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL) - NZ
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1558-0806
EndPage 12
ExternalDocumentID 10_1109_TCSI_2023_3280201
10143986
Genre orig-research
GrantInformation_xml – fundername: National key Research and Development Plan
  grantid: 2020YFB1807401
– fundername: National Natural Science Foundation of China
  grantid: 62001277
  funderid: 10.13039/501100001809
GroupedDBID 0R~
29I
4.4
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACIWK
AGQYO
AHBIQ
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
EBS
HZ~
H~9
IFIPE
IPLJI
JAVBF
M43
O9-
OCL
PZZ
RIA
RIE
RNS
5VS
AAYXX
AETIX
AGSQL
AIBXA
CITATION
EJD
VJK
7SP
8FD
L7M
ID FETCH-LOGICAL-c294t-1e95e34fe69e3186264b6967fdfc80145f673be23c085a8ff355a5bb62a0bebf3
IEDL.DBID RIE
ISICitedReferencesCount 7
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001006601300001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1549-8328
IngestDate Mon Jun 30 05:55:02 EDT 2025
Tue Nov 18 22:35:24 EST 2025
Sat Nov 29 06:23:58 EST 2025
Wed Aug 27 02:57:13 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 9
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-029
https://doi.org/10.15223/policy-037
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c294t-1e95e34fe69e3186264b6967fdfc80145f673be23c085a8ff355a5bb62a0bebf3
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0003-1380-5513
0000-0001-7327-0595
0000-0003-2076-2873
0000-0003-0032-5641
PQID 2858752124
PQPubID 85411
PageCount 12
ParticipantIDs proquest_journals_2858752124
crossref_citationtrail_10_1109_TCSI_2023_3280201
crossref_primary_10_1109_TCSI_2023_3280201
ieee_primary_10143986
PublicationCentury 2000
PublicationDate 2023-09-01
PublicationDateYYYYMMDD 2023-09-01
PublicationDate_xml – month: 09
  year: 2023
  text: 2023-09-01
  day: 01
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on circuits and systems. I, Regular papers
PublicationTitleAbbrev TCSI
PublicationYear 2023
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref12
ref15
ref14
wiberg (ref3) 1996
ref11
ref10
ref2
ref1
ref17
ref16
ref19
ref18
rapley (ref9) 2003
ref24
ref23
ref26
ref25
ref20
ref22
ref21
ref8
ref7
ref4
ref6
ref5
References_xml – ident: ref12
  doi: 10.1109/ICASSP.2009.4959645
– ident: ref15
  doi: 10.1109/TCSII.2016.2535038
– ident: ref16
  doi: 10.1109/TCSI.2020.3003457
– ident: ref23
  doi: 10.1109/TCOMM.2004.836563
– start-page: 507
  year: 2003
  ident: ref9
  article-title: Stochastic iterative decoding on factor graphs
  publication-title: Proc 3rd Int Symp on Turbo Codes & Related Topics
– ident: ref18
  doi: 10.1109/ISCAS51556.2021.9401329
– ident: ref2
  doi: 10.1049/el:19961141
– ident: ref21
  doi: 10.1109/TCOMM.2005.861668
– ident: ref7
  doi: 10.1007/s00034-019-01107-z
– ident: ref4
  doi: 10.1109/TCOMM.2005.852852
– ident: ref13
  doi: 10.1109/TSP.2011.2163630
– ident: ref19
  doi: 10.1109/TCOMM.2013.021913.120149
– ident: ref17
  doi: 10.1109/APCCAS.2012.6419075
– ident: ref10
  doi: 10.1007/978-1-4899-5841-9_2
– ident: ref5
  doi: 10.1109/26.768759
– ident: ref25
  doi: 10.1109/ICCD.2013.6657023
– ident: ref1
  doi: 10.1109/TIT.1962.1057683
– ident: ref20
  doi: 10.1109/TCSI.2022.3179282
– ident: ref8
  doi: 10.1109/TCSI.2014.2312479
– year: 1996
  ident: ref3
  publication-title: Codes and decoding on general graphs
– ident: ref6
  doi: 10.1109/ICCD.2006.4380835
– ident: ref22
  doi: 10.1109/26.990903
– ident: ref24
  doi: 10.23919/DATE.2017.7927069
– ident: ref26
  doi: 10.1109/JSSC.2010.2042255
– ident: ref14
  doi: 10.1109/TSP.2017.2725221
– ident: ref11
  doi: 10.1109/TSP.2008.929671
SSID ssj0029031
Score 2.434516
Snippet Hybrid low-density parity-check (LDPC) decoding combines conventional Belief-Propagation (BP) algorithm with stochastic decoding to achieve high performance...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 1
SubjectTerms Algorithms
Codes
Conversion
Decoders
Decoding
EPON
Error correcting codes
fully correlated stochastic
Hardware
IEEE 802.3 Standard
Iterative decoding
LDPC code
min-sum algorithm
Nodes
Performance degradation
Performance enhancement
probability tracer
Stochastic processes
Throughput
Title High Throughput and Hardware Efficient Hybrid LDPC Decoder Using Bit-Serial Stochastic Updating
URI https://ieeexplore.ieee.org/document/10143986
https://www.proquest.com/docview/2858752124
Volume 70
WOSCitedRecordID wos001006601300001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL) - NZ
  customDbUrl:
  eissn: 1558-0806
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0029031
  issn: 1549-8328
  databaseCode: RIE
  dateStart: 20040101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1dS8MwFA1OfNAHPyfOL_Lgk5DZNf3Ko24OBRFhU3wrt-mNDqQbW6f4781Nq0xEwbdSklB60ube5J5zGDsx2kBu8kxIH0IR5IkUCgAEqiREgA5oZ53wcBPf3iaPj-quJqs7LgwiuuIzbNOlO8vPx3pOW2Vn5CsrVRI1WCOOo4qs9ZVdKU9W4qiBEnaaJvURZsdTZ8Pu4LpNPuFte9_GR51vi5BzVfnxK3brS3_jn0-2ydbrQJKfV8hvsSUsttnagrzgDkupiIMPKyeeybzkUOScjurfYIr80olH2GH51TvRtvhN767Le0gk9yl3pQT8YlSKav-MD8qxfgZSdeb3E-JEFE9Ndt-_HHavRG2oILSvglJ0UIUoA4ORoq1Pm8sEWaSi2ORGk4pMaKJYZuhLbQMxSIyxwQiEWRb54GWYGbnLlotxgXuM-5IYuzb6gyQOIhtlBUDW1ZBJBBJ8aTHv8w2nulYbJ9OLl9RlHZ5KCZSUQElrUFrs9KvLpJLa-Ktxk1BYaFgB0GKHnzim9dc4S_0ktGmZXaSD_V-6HbBVGr0qHjtky-V0jkdsRb-Wo9n02E20D--Jz0Q
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1da9swFL103WDtwz76QbP1Qw97Gih1LNuxHre0JaVZKDQdfRPX8lVXGE5InZb9--nKTskYG_TNGMk2PrJ1r3TPOQCfnHVYurKQKsZUJmWupEZESTpPCbGHNlgnfB_1x-P85kZftmT1wIUholB8Rl0-DHv55dQueKnsmH1llc6zF_CSrbNautZTfqUj1cijJlr6gZq3m5i9SB9PBlfnXXYK7_rzPkLq_TENBV-Vv37GYYY5e_vMZ3sHb9pQUnxpsH8Pa1RtweaKwOA2GC7jEJPGi2e2qAVWpeDN-keckzgN8hH-smL4i4lbYnRyORAnxDT3uQjFBOLrXS2bFTRxVU_tD2RdZ3E9Y1ZEdbsD12enk8FQtpYK0sY6qWWPdEoqcZRpXvz02UxSZDrru9JZ1pFJXdZXBcXK-lAMc-d8OIJpUWQxRgUVTu3CejWtaA9ErJiz6-M_zPtJ5uOsBNm8GgtFyJIvHYiWb9jYVm-cbS9-mpB3RNowKIZBMS0oHfj81GXWiG38r_EOo7DSsAGgA_tLHE37Pd6bOE99Yuan6eTDP7odwevh5NvIjM7HFx9hg-_UlJLtw3o9X9ABvLIP9d39_DAMut_peNKN
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=High+Throughput+and+Hardware+Efficient+Hybrid+LDPC+Decoder+Using+Bit-Serial+Stochastic+Updating&rft.jtitle=IEEE+transactions+on+circuits+and+systems.+I%2C+Regular+papers&rft.au=Hu%2C+Shuai&rft.au=Han%2C+Kaining&rft.au=Zhu%2C+Yubin&rft.au=Shen%2C+Guodong&rft.date=2023-09-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=1549-8328&rft.eissn=1558-0806&rft.volume=70&rft.issue=9&rft.spage=3653&rft_id=info:doi/10.1109%2FTCSI.2023.3280201&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1549-8328&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1549-8328&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1549-8328&client=summon