MALOC: A Fully Pipelined FPGA Accelerator for Convolutional Neural Networks With All Layers Mapped on Chip

Recently, field-programmable gate arrays (FPGAs) have been widely used in the implementations of hardware accelerator for convolutional neural networks (CNNs). However, most of these existing accelerators are designed in the same idea as their ASIC counterparts, in which all operations from differen...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IEEE transactions on computer-aided design of integrated circuits and systems Ročník 37; číslo 11; s. 2601 - 2612
Hlavní autoři:	Gong, Lei, Wang, Chao, Li, Xi, Chen, Huaping, Zhou, Xuehai
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York IEEE 01.11.2018 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:	Accelerators Artificial neural networks Computational efficiency Computational modeling Computer architecture Computing time Convolutional neural network (CNN) Convolutional neural networks design space exploration (DSE) Efficiency Embedded systems Field programmable gate arrays field-programmable gate array (FPGA)-based accelerator Gate arrays Hardware Neural networks Optimization pipeline Pipelines programming framework Redundancy redundancy elimination Space exploration System-on-chip
ISSN:	0278-0070, 1937-4151
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!