Square-Root Generalized Eigenvalue Decomposition Processor for Leakage-Based Multi-User MIMO Precoding With Multi-Antenna Users

Multi-user multiple-input and multiple-output (MU-MIMO) precoding is an effective transmission scheme for achieving very high spectral efficiency in modern wireless communication systems. Although numerous multi-user precoder designs have been proposed over the last few decades, the signal-to-leakag...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. I, Regular papers Vol. 66; no. 6; pp. 2382 - 2393
Main Authors: Lee, Ling, Chen, Chun-An, Chen, Chiao-En, Huang, Yuan-Hao
Format: Journal Article
Language:English
Published: New York IEEE 01.06.2019
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Algorithms
Complexity
Complexity theory
Decomposition
Eigenvalues
Eigenvalues and eigenfunctions
generalized eigenvalue decomposition
Jacobian matrices
Leakage
Matrix decomposition
Microprocessors
MIMO (control systems)
MIMO communication
Multi-user MIMO (MU-MIMO)
Precoding
square-root algorithm
Wireless communication systems
Wireless communications
ISSN:1549-8328, 1558-0806
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Multi-user multiple-input and multiple-output (MU-MIMO) precoding is an effective transmission scheme for achieving very high spectral efficiency in modern wireless communication systems. Although numerous multi-user precoder designs have been proposed over the last few decades, the signal-to-leakage-and-noise ratio (SLNR)-based precoder is known to achieve favorable performance-complexity tradeoffs. This paper presents a new generalized eigenvalue decomposition (GEVD) processor, that is, the core processing unit dominating the overall complexity in SLNR-based precoders. A low-complexity square-root algorithm is adopted to eliminate the need for matrix multiplications and matrix inversion computations, which reduces the complexity of the GEVD processor considerably. Finally, the proposed processor was designed and implemented by using a 40-nm complementary metal-oxide-semiconductor technology, which exhibited a maximum throughput rate of 1.1-M matrices/s for the MU-MIMO system.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1549-8328
1558-0806
DOI:10.1109/TCSI.2019.2893274