Synthesizing Formal Network Specifications From Input-Output Examples

We propose, a tool that synthesizes network specifications in a declarative logic programming language from input-output examples. aims to accelerate the adoption of formal verification in networking practice, by reducing the effort and expertise required to specify network models or properties. aim...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:IEEE/ACM transactions on networking Ročník 31; číslo 3; s. 1 - 16
Hlavní autoři: Chen, Haoxian, Wu, Chenyuan, Zhao, Andrew, Raghothaman, Mukund, Naik, Mayur, Loo, Boon Thau
Médium: Journal Article
Jazyk:angličtina
Vydáno: New York IEEE 01.06.2023
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:
Benchmark testing
Consensus protocol
Logic programming
Network protocol
program synthesis
Programming languages
Robustness (mathematics)
Routing protocols
Runtime
Search algorithms
Security
Semantics
Solution space
Specifications
Synthesis
Task analysis
Verification
ISSN:1063-6692, 1558-2566
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract We propose, a tool that synthesizes network specifications in a declarative logic programming language from input-output examples. aims to accelerate the adoption of formal verification in networking practice, by reducing the effort and expertise required to specify network models or properties. aims to be i) highly expressive, capable of synthesizing network specifications with complex semantics; ii) scalable, by virtue of using a novel best-first search algorithm to efficiently explore an unbounded solution space, and iii) robust, avoiding the need for exhaustive input-output examples by actively generating new examples. Our experiments demonstrate that can synthesize a wide range of specifications used in network verification, analysis, and implementations. Furthermore, improves upon existing approaches in terms of expressiveness, robustness to examples, and the quality of synthesized programs.
AbstractList We propose, a tool that synthesizes network specifications in a declarative logic programming language from input-output examples. aims to accelerate the adoption of formal verification in networking practice, by reducing the effort and expertise required to specify network models or properties. aims to be i) highly expressive, capable of synthesizing network specifications with complex semantics; ii) scalable, by virtue of using a novel best-first search algorithm to efficiently explore an unbounded solution space, and iii) robust, avoiding the need for exhaustive input-output examples by actively generating new examples. Our experiments demonstrate that can synthesize a wide range of specifications used in network verification, analysis, and implementations. Furthermore, improves upon existing approaches in terms of expressiveness, robustness to examples, and the quality of synthesized programs.
We propose NetSpec, a tool that synthesizes network specifications in a declarative logic programming language from input-output examples. NetSpec aims to accelerate the adoption of formal verification in networking practice, by reducing the effort and expertise required to specify network models or properties. NetSpec aims to be i) highly expressive, capable of synthesizing network specifications with complex semantics; ii) scalable, by virtue of using a novel best-first search algorithm to efficiently explore an unbounded solution space, and iii) robust, avoiding the need for exhaustive input-output examples by actively generating new examples. Our experiments demonstrate that NetSpec can synthesize a wide range of specifications used in network verification, analysis, and implementations. Furthermore, NetSpec improves upon existing approaches in terms of expressiveness, robustness to examples, and the quality of synthesized programs.
Author Chen, Haoxian
Wu, Chenyuan
Naik, Mayur
Raghothaman, Mukund
Loo, Boon Thau
Zhao, Andrew
Author_xml – sequence: 1
  givenname: Haoxian
  orcidid: 0000-0002-8574-2120
  surname: Chen
  fullname: Chen, Haoxian
  organization: University of Pennsylvania, Philadelphia, PA, USA
– sequence: 2
  givenname: Chenyuan
  surname: Wu
  fullname: Wu, Chenyuan
  organization: University of Pennsylvania, Philadelphia, PA, USA
– sequence: 3
  givenname: Andrew
  surname: Zhao
  fullname: Zhao, Andrew
  organization: University of Pennsylvania, Philadelphia, PA, USA
– sequence: 4
  givenname: Mukund
  surname: Raghothaman
  fullname: Raghothaman, Mukund
  organization: University of Southern California, Los Angeles, CA, USA
– sequence: 5
  givenname: Mayur
  surname: Naik
  fullname: Naik, Mayur
  organization: University of Pennsylvania, Philadelphia, PA, USA
– sequence: 6
  givenname: Boon Thau
  surname: Loo
  fullname: Loo, Boon Thau
  organization: University of Pennsylvania, Philadelphia, PA, USA
BookMark eNp9kLFOwzAQhi1UJNrCAyCWSMwp9pk48YiqFipV7dAyW6ljg0sSB9sRlKcnoRUDA9Pd8H__6b4RGtS2VghdEzwhBPO77Wq2nQAGmFDAWZKQMzQkSZLFkDA26HbMaMwYhws08n6PMaEY2BDNNoc6vCpvvkz9Es2tq_IyWqnwYd1btGmUNNrIPBhb-2jubBUt6qYN8boN3Yhmn3nVlMpfonOdl15dneYYPc9n2-lTvFw_LqYPy1gCpyEuMqk41lyyZEd2rNASs0yljEstOWcABS0gy0AyUqRKQsqA3acypQxoUWhNx-j22Ns4-94qH8Tetq7uTgrI-mzXQbtUekxJZ713Sgtpws8PweWmFASL3pnonYnemTg560jyh2ycqXJ3-Je5OTJGKfWb5xx34jn9BjOJedQ
CODEN IEANEP
CitedBy_id crossref_primary_10_3390_info16050401
Cites_doi 10.1145/3009837.3009845
10.1007/978-3-030-25543-5_14
10.1007/978-3-662-43613-4_8
10.1145/3371130
10.1609/aaai.v35i7.16799
10.1145/3232565.3234462
10.1145/130385.130417
10.1016/0743-1066(94)90035-3
10.1145/3098822.3098834
10.1145/1322263.1322281
10.1145/2716281.2836119
10.1145/3062341.3062365
10.1145/2594291.2594317
10.1145/2834050.2834112
10.1145/1592761.1592785
10.1145/3236024.3236034
10.24963/ijcai.2020/673
10.1145/1807167.1807234
10.1109/TNET.2012.2187924
10.1007/978-3-319-14977-6_2
10.1145/1713254.1713261
10.1145/2034574.2034812
10.1145/2934872.2934910
10.1613/jair.5714
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
DBID 97E
RIA
RIE
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
DOI 10.1109/TNET.2022.3208551
DatabaseName IEEE Xplore (IEEE)
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Computer and Information Systems Abstracts
Electronics & Communications Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle CrossRef
Technology Research Database
Computer and Information Systems Abstracts – Academic
Electronics & Communications Abstracts
ProQuest Computer Science Collection
Computer and Information Systems Abstracts
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts Professional
DatabaseTitleList
Technology Research Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1558-2566
EndPage 16
ExternalDocumentID 10_1109_TNET_2022_3208551
9905669
Genre orig-research
GrantInformation_xml – fundername: Office of Naval Research Grant on Security for Resource Limited Networked Cyber-Physical Systems
– fundername: NSF
  grantid: CCF-2107429; CCF-2107261; CCF-2124431; CNS-2104882; CNS-2107147
GroupedDBID -DZ
-~X
.DC
0R~
29I
4.4
5GY
5VS
6IK
85S
8US
97E
9M8
AAJGR
AAKMM
AALFJ
AARMG
AASAJ
AAWTH
AAWTV
ABAZT
ABPPZ
ABQJQ
ABVLG
ACGFS
ACGOD
ACIWK
ACM
ADBCU
ADL
AEBYY
AEFXT
AEJOY
AENSD
AETEA
AETIX
AFWIH
AFWXC
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AIKLT
AKJIK
AKQYR
AKRVB
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BDXCO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CCLIF
CS3
D0L
EBS
EJD
FEDTE
GUFHI
HF~
HGAVV
HZ~
H~9
I07
ICLAB
IEDLZ
IES
IFIPE
IFJZH
IPLJI
JAVBF
LAI
LHSKQ
M43
MVM
O9-
OCL
P1C
P2P
PQQKQ
RIA
RIE
RNS
ROL
TN5
UPT
UQL
VH1
XOL
YR2
ZCA
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-c293t-d8ce90f9c65b1b6dfc068e769cfc99622d3d2882c61d7ec2762647c73623ddff3
IEDL.DBID RIE
ISICitedReferencesCount 3
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000862436800001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1063-6692
IngestDate Sun Nov 09 07:17:10 EST 2025
Tue Nov 18 22:33:35 EST 2025
Sat Nov 29 03:05:26 EST 2025
Wed Aug 27 02:29:16 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 3
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-029
https://doi.org/10.15223/policy-037
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c293t-d8ce90f9c65b1b6dfc068e769cfc99622d3d2882c61d7ec2762647c73623ddff3
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0002-8574-2120
PQID 2826476223
PQPubID 32020
PageCount 16
ParticipantIDs crossref_citationtrail_10_1109_TNET_2022_3208551
proquest_journals_2826476223
crossref_primary_10_1109_TNET_2022_3208551
ieee_primary_9905669
PublicationCentury 2000
PublicationDate 2023-06-01
PublicationDateYYYYMMDD 2023-06-01
PublicationDate_xml – month: 06
  year: 2023
  text: 2023-06-01
  day: 01
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE/ACM transactions on networking
PublicationTitleAbbrev TNET
PublicationYear 2023
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref35
ref12
ref15
(ref38) 2020
ref14
ref36
ref30
ref11
ref33
(ref29) 2019
ref39
ref18
kim (ref23) 2015
cropper (ref16) 2016
campbell (ref10) 2021
ref45
(ref19) 2020
ref25
beckett (ref7) 2016
ref42
ref41
(ref32) 2020
ref44
lopes (ref26) 2015
ref21
ref43
khurshid (ref22) 2013
singh (ref37) 2008
ref28
birkner (ref8) 2020
rocktäschel (ref34) 2017
(ref1) 2022
wang (ref40) 2009
abiteboul (ref2) 1994
law (ref24) 2020
ref9
ref4
fogel (ref20) 2015
ref3
ref6
ref5
mckeeman (ref27) 1998; 10
nelson (ref31) 2014
el-hassany (ref17) 2018
References_xml – ident: ref39
  doi: 10.1145/3009837.3009845
– year: 2020
  ident: ref19
  publication-title: Floodlight
– ident: ref4
  doi: 10.1007/978-3-030-25543-5_14
– start-page: 61
  year: 2009
  ident: ref40
  article-title: Declarative network verification
  publication-title: Proc Int Symp Practical Aspects Declarative Lang
– ident: ref12
  doi: 10.1007/978-3-662-43613-4_8
– year: 2020
  ident: ref24
  article-title: The ILASP system for inductive learning of answer set programs
  publication-title: arXiv 2005 00904
– year: 2020
  ident: ref32
  publication-title: POX
– ident: ref33
  doi: 10.1145/3371130
– ident: ref28
  doi: 10.1609/aaai.v35i7.16799
– ident: ref13
  doi: 10.1145/3232565.3234462
– ident: ref35
  doi: 10.1145/130385.130417
– start-page: 1
  year: 2017
  ident: ref34
  article-title: End-to-end differentiable proving
  publication-title: Proc Adv Neural Inf Process Syst (NeurIPS)
– ident: ref30
  doi: 10.1016/0743-1066(94)90035-3
– start-page: 469
  year: 2015
  ident: ref20
  article-title: A general approach to network configuration analysis
  publication-title: Proc 12th USENIX Symp Netw Syst Design Implement (NSDI)
– volume: 10
  start-page: 100
  year: 1998
  ident: ref27
  article-title: Differential testing for software
  publication-title: Digit Tech J
– ident: ref6
  doi: 10.1145/3098822.3098834
– ident: ref14
  doi: 10.1145/1322263.1322281
– year: 2020
  ident: ref38
  publication-title: Souffle
– ident: ref44
  doi: 10.1145/2716281.2836119
– start-page: 579
  year: 2018
  ident: ref17
  article-title: NetComplete: Practical network-wide configuration synthesis with autocompletion
  publication-title: Proc 15th USENIX Symp Netw Syst Design Implement (NSDI)
– ident: ref42
  doi: 10.1145/3062341.3062365
– start-page: 519
  year: 2014
  ident: ref31
  article-title: Tierless programming and reasoning for software-defined networks
  publication-title: Proc 11th USENIX Symp Netw Syst Design Implement (NSDI)
– ident: ref5
  doi: 10.1145/2594291.2594317
– ident: ref43
  doi: 10.1145/2834050.2834112
– year: 2016
  ident: ref16
  publication-title: Metagol System
– start-page: 328
  year: 2016
  ident: ref7
  article-title: Don't mind the gap: Bridging network-wide objectives and device-level configurations
  publication-title: Proc ACM SIGCOMM Conf
– start-page: 59
  year: 2015
  ident: ref23
  article-title: Kinetic: Verifiable dynamic network control
  publication-title: Proc 12th USENIX Symp Netw Syst Design Implement (NSDI)
– start-page: 133
  year: 2021
  ident: ref10
  article-title: Avenir: Managing data plane diversity with control plane synthesis
  publication-title: Proc NSDI
– ident: ref25
  doi: 10.1145/1592761.1592785
– ident: ref36
  doi: 10.1145/3236024.3236034
– ident: ref15
  doi: 10.24963/ijcai.2020/673
– ident: ref45
  doi: 10.1145/1807167.1807234
– ident: ref41
  doi: 10.1109/TNET.2012.2187924
– start-page: 189
  year: 2008
  ident: ref37
  article-title: BFT protocols under fire
  publication-title: Proc NSDI
– year: 1994
  ident: ref2
  publication-title: Foundations of Databases The Logical Level
– year: 2019
  ident: ref29
  publication-title: Mininet
– year: 2022
  ident: ref1
  publication-title: Netspec Synthesis Result Validation
– start-page: 499
  year: 2015
  ident: ref26
  article-title: Checking beliefs in dynamic networks
  publication-title: Proc 12th USENIX Symp Netw Syst Design Implement (NSDI)
– start-page: 969
  year: 2020
  ident: ref8
  article-title: Config2Spec: Mining network specifications from network configurations
  publication-title: Proc 17th USENIX Symp Netw Syst Design Implement (NSDI)
– ident: ref9
  doi: 10.1007/978-3-319-14977-6_2
– ident: ref3
  doi: 10.1145/1713254.1713261
– start-page: 49
  year: 2013
  ident: ref22
  article-title: Veriflow: Verifying network-wide invariants in real time
  publication-title: Proc 10th USENIX Symp Netw Syst Design Implement (NSDI)
– ident: ref21
  doi: 10.1145/2034574.2034812
– ident: ref11
  doi: 10.1145/2934872.2934910
– ident: ref18
  doi: 10.1613/jair.5714
SSID ssj0013026
Score 2.4281437
Snippet We propose, a tool that synthesizes network specifications in a declarative logic programming language from input-output examples. aims to accelerate the...
We propose NetSpec, a tool that synthesizes network specifications in a declarative logic programming language from input-output examples. NetSpec aims to...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 1
SubjectTerms Benchmark testing
Consensus protocol
Logic programming
Network protocol
program synthesis
Programming languages
Robustness (mathematics)
Routing protocols
Runtime
Search algorithms
Security
Semantics
Solution space
Specifications
Synthesis
Task analysis
Verification
Title Synthesizing Formal Network Specifications From Input-Output Examples
URI https://ieeexplore.ieee.org/document/9905669
https://www.proquest.com/docview/2826476223
Volume 31
WOSCitedRecordID wos000862436800001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1558-2566
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0013026
  issn: 1063-6692
  databaseCode: RIE
  dateStart: 19930101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS8MwED-m-KAPfk1xOqUPPonVNFmT5lFkRV-m4IS9lTYfIGgnWyfqX-8l7aaiCD61hQSaS3L3u9zlfgDHLOZMIDAI48gmYa-gFrdUkYRa97TOiSwot55sQgwGyWgkb1twurgLY4zxyWfmzL36WL4eq5k7KjtHzYnoQy7BkhC8vqv1GTEgnloNPRwWYhvaRDAjIs-Hg_4QPUFKz5hjpIyjbzbIk6r80MTevKQb__uxTVhvYGRwUc_7FrRMuQ1rX4oLtqF_91Yiups-vONnkDps-hgM6qzvwNPO2_l5XZBOxk_Bdfk8q8KbWYWPoP-au7rB0x24T_vDy6uwIU0IFVruKtSJMpJYqXhcRAXXVhGeGMGlsgp9G0o10xRhteKRFkZRVIa8J5RAQ8a0tpbtwnI5Ls0eBIWrfOMK-hWxRNTEcp0QbvJImpgoqkUHyFyMmWoqijtii8fMexZEZk7ymZN81ki-AyeLLs91OY2_GredqBcNGyl3oDufq6zZcNMMPUccBg6P7f_e6wBWHVN8neXVheVqMjOHsKJeqofp5MivpQ8RssYI
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8QwEB58gXrwLa7PHjyJ1TRp0-YosouLaxVcwVvZ5gGCdmW3K-qvd5J2V0URPLWFBJpJMvNNZjIfwCGLOIsRGPhRYBI_zKnBLZUnvlKhUj0icsqNI5uI0zS5vxc3U3A8uQujtXbJZ_rEvrpYvurLkT0qO0XNiehDTMNsFIaUVLe1PmMGxJGroY_DfGxF6xhmQMRpN2120Rek9IRZTsoo-GaFHK3KD13sDExr-X-_tgJLNZD0zqqZX4UpXazB4pfyguvQvH0rEN8NH97x02tZdPropVXet-eI5834xM5rDfpPXrt4HpX-9ajEh9d87dnKwcMNuGs1u-cXfk2b4Eu03aWvEqkFMULyKA9yrowkPNExF9JI9G4oVUxRBNaSByrWkqI65GEsYzRlTClj2CbMFP1Cb4GX29o3tqRfHgnETaynEsJ1LxA6IpKquAFkLMZM1jXFLbXFY-Z8CyIyK_nMSj6rJd-Ao0mX56qgxl-N162oJw1rKTdgdzxXWb3lhhn6jjgMHB7b_r3XAcxfdK86WaedXu7AguWNr3K-dmGmHIz0HszJl_JhONh36-oDikDJTw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Synthesizing+Formal+Network+Specifications+From+Input-Output+Examples&rft.jtitle=IEEE%2FACM+transactions+on+networking&rft.au=Chen%2C+Haoxian&rft.au=Wu%2C+Chenyuan&rft.au=Zhao%2C+Andrew&rft.au=Raghothaman%2C+Mukund&rft.date=2023-06-01&rft.issn=1063-6692&rft.eissn=1558-2566&rft.volume=31&rft.issue=3&rft.spage=994&rft.epage=1009&rft_id=info:doi/10.1109%2FTNET.2022.3208551&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_TNET_2022_3208551
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-6692&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-6692&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-6692&client=summon