Generative Multi-Symbol Architecture of the Binary Arithmetic Coder for UHDTV Video Encoders
Binary arithmetic coding is a key part of recent video compression standards. Its throughput is limited by the inherent dependencies existing in the algorithm. As a consequence, a higher bin parallelism leads to lower clock frequencies. This paper presents an architecture able to exceed limits exist...
Saved in:
| Published in: | IEEE transactions on circuits and systems. I, Regular papers Vol. 67; no. 3; pp. 891 - 902 |
|---|---|
| Main Author: | |
| Format: | Journal Article |
| Language: | English |
| Published: |
New York
IEEE
01.03.2020
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subjects: | |
| ISSN: | 1549-8328, 1558-0806 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | Binary arithmetic coding is a key part of recent video compression standards. Its throughput is limited by the inherent dependencies existing in the algorithm. As a consequence, a higher bin parallelism leads to lower clock frequencies. This paper presents an architecture able to exceed limits existing in previous hardware implementations. The architecture exploits less probable symbols as starting points for long series of bins coded in one clock cycle. The evaluation for four possible cases of the range value allows its update in the pipeline before the delayed selection based on actual value. The adaptive division into series is proposed to make long series more frequent. To shorten critical paths, rMPS variables computed for symbols coded in the same clock cycle are first summed and then added to the low register. Up to 16 bypass-mode symbols can be processed in parallel with context-coded symbols in one clock cycle. The architecture is generative, i.e., its throughput can be scaled with resources without strict limits. For example, the binary arithmetic coder synthesized on 90nm TSMC technology which consumes 101.4k gates and operates at the 570 MHz has the average throughput of 13.4 bins per clock cycle for the high-quality H.265/HEVC compression. |
|---|---|
| AbstractList | Binary arithmetic coding is a key part of recent video compression standards. Its throughput is limited by the inherent dependencies existing in the algorithm. As a consequence, a higher bin parallelism leads to lower clock frequencies. This paper presents an architecture able to exceed limits existing in previous hardware implementations. The architecture exploits less probable symbols as starting points for long series of bins coded in one clock cycle. The evaluation for four possible cases of the range value allows its update in the pipeline before the delayed selection based on actual value. The adaptive division into series is proposed to make long series more frequent. To shorten critical paths, rMPS variables computed for symbols coded in the same clock cycle are first summed and then added to the low register. Up to 16 bypass-mode symbols can be processed in parallel with context-coded symbols in one clock cycle. The architecture is generative, i.e., its throughput can be scaled with resources without strict limits. For example, the binary arithmetic coder synthesized on 90nm TSMC technology which consumes 101.4k gates and operates at the 570 MHz has the average throughput of 13.4 bins per clock cycle for the high-quality H.265/HEVC compression. |
| Author | Pastuszak, Grzegorz |
| Author_xml | – sequence: 1 givenname: Grzegorz orcidid: 0000-0002-7368-0495 surname: Pastuszak fullname: Pastuszak, Grzegorz email: g.pastuszak@ire.pw.edu.pl organization: Institute of Radioelectronics and Multimedia Technology, Warsaw University of Technology, Warsaw, Poland |
| BookMark | eNp9kD9PwzAQxS0EEm3hAyAWS8wptuMk9lhCaSsVMfTPhBTFyVl1lcbFcZD67UnUioGB6U53793T_YbourY1IPRAyZhSIp_X6WoxZoTKMZNcCsGu0IBGkQiIIPF133MZiJCJWzRsmj0hTJKQDtDnDGpwuTffgN_byptgdTooW-GJK3bGQ-FbB9hq7HeAX0ydu1O3Mn53AG8KnNoSHNbW4c38db3FW1OCxdO66OfNHbrRedXA_aWO0OZtuk7nwfJjtkgny6BgMvRBpCTEisQMYh5zVTLCw0TGpZa01EoLrZhWIldcS-C8AOA0zEWU5zpWWvIkHKGn892js18tND7b29bVXWTGwlhQwWgiOxU9qwpnm8aBzo7OHLqHMkqyHmLWQ8x6iNkFYudJ_ngK4ztatvYuN9W_zsez0wDAb5IQMqFUhD9Mx4HL |
| CODEN | ITCSCH |
| CitedBy_id | crossref_primary_10_1109_TCSVT_2025_3546486 crossref_primary_10_3390_electronics12224643 crossref_primary_10_1109_JLT_2021_3051077 crossref_primary_10_1109_TVLSI_2020_3016386 crossref_primary_10_1088_1742_6596_2437_1_012111 crossref_primary_10_1109_TCSVT_2024_3417382 crossref_primary_10_1109_TCAD_2024_3437339 crossref_primary_10_1109_TCSI_2025_3543575 |
| Cites_doi | 10.1109/TCSVT.2014.2337572 10.1109/ISCAS.2018.8350885 10.1109/ICME.2004.1394503 10.1109/PCEE.2004.6 10.1049/cp:20050114 10.1109/TCSVT.2009.2020326 10.1109/TCE.2010.5681137 10.1109/TCSVT.2006.883508 10.1109/TCE.2012.6415003 |
| ContentType | Journal Article |
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020 |
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020 |
| DBID | 97E RIA RIE AAYXX CITATION 7SP 8FD L7M |
| DOI | 10.1109/TCSI.2019.2949882 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE/IET Electronic Library (IEL) (UW System Shared) CrossRef Electronics & Communications Abstracts Technology Research Database Advanced Technologies Database with Aerospace |
| DatabaseTitle | CrossRef Technology Research Database Advanced Technologies Database with Aerospace Electronics & Communications Abstracts |
| DatabaseTitleList | Technology Research Database |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISSN | 1558-0806 |
| EndPage | 902 |
| ExternalDocumentID | 10_1109_TCSI_2019_2949882 8897118 |
| Genre | orig-research |
| GroupedDBID | 0R~ 29I 4.4 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACIWK AETIX AGQYO AGSQL AHBIQ AIBXA AKJIK AKQYR ALMA_UNASSIGNED_HOLDINGS ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ EBS EJD HZ~ H~9 IFIPE IPLJI JAVBF M43 O9- OCL PZZ RIA RIE RNS VJK AAYXX CITATION 7SP 8FD L7M |
| ID | FETCH-LOGICAL-c293t-5b9e6b062e6464bd2043796df91dfbf8fb2fb8ab4f9e44cee413a85aaf6bf9473 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 14 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000519738600015&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 1549-8328 |
| IngestDate | Mon Jun 30 10:07:13 EDT 2025 Sat Nov 29 06:23:52 EST 2025 Tue Nov 18 22:03:06 EST 2025 Wed Aug 27 02:35:30 EDT 2025 |
| IsPeerReviewed | true |
| IsScholarly | true |
| Issue | 3 |
| Language | English |
| License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037 |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c293t-5b9e6b062e6464bd2043796df91dfbf8fb2fb8ab4f9e44cee413a85aaf6bf9473 |
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ORCID | 0000-0002-7368-0495 |
| PQID | 2368182179 |
| PQPubID | 85411 |
| PageCount | 12 |
| ParticipantIDs | crossref_primary_10_1109_TCSI_2019_2949882 ieee_primary_8897118 crossref_citationtrail_10_1109_TCSI_2019_2949882 proquest_journals_2368182179 |
| PublicationCentury | 2000 |
| PublicationDate | 2020-03-01 |
| PublicationDateYYYYMMDD | 2020-03-01 |
| PublicationDate_xml | – month: 03 year: 2020 text: 2020-03-01 day: 01 |
| PublicationDecade | 2020 |
| PublicationPlace | New York |
| PublicationPlace_xml | – name: New York |
| PublicationTitle | IEEE transactions on circuits and systems. I, Regular papers |
| PublicationTitleAbbrev | TCSI |
| PublicationYear | 2020 |
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| References | ref13 ref12 ref14 peng (ref9) 2013 ref10 (ref15) 2018 (ref1) 2005 fei (ref11) 2011 (ref2) 2013 ref8 ref7 ref4 ref3 ref6 pastuszak (ref5) 2004 |
| References_xml | – ident: ref13 doi: 10.1109/TCSVT.2014.2337572 – start-page: 1524 year: 2011 ident: ref11 article-title: A 1 Gbin/s CABAC encoder for H.264/AVC publication-title: Proc Eur Signal Process Conf (EUSIPCO) – ident: ref14 doi: 10.1109/ISCAS.2018.8350885 – ident: ref3 doi: 10.1109/ICME.2004.1394503 – ident: ref4 doi: 10.1109/PCEE.2004.6 – ident: ref6 doi: 10.1049/cp:20050114 – ident: ref10 doi: 10.1109/TCSVT.2009.2020326 – start-page: 167 year: 2004 ident: ref5 article-title: High-efficient architectures of the context adaptive binary arithmetic coder for H. 264/AVC publication-title: Proc Int Workshops Syst Signals Image Process (IWSSIP) – start-page: 1372 year: 2013 ident: ref9 article-title: A hardware CABAC encoder for HEVC publication-title: Proc ISCAS – year: 2013 ident: ref2 – ident: ref8 doi: 10.1109/TCE.2010.5681137 – year: 2005 ident: ref1 – ident: ref7 doi: 10.1109/TCSVT.2006.883508 – ident: ref12 doi: 10.1109/TCE.2012.6415003 – year: 2018 ident: ref15 publication-title: HEVC Software Repository-HM-16 0 Reference Model |
| SSID | ssj0029031 |
| Score | 2.360825 |
| Snippet | Binary arithmetic coding is a key part of recent video compression standards. Its throughput is limited by the inherent dependencies existing in the algorithm.... |
| SourceID | proquest crossref ieee |
| SourceType | Aggregation Database Enrichment Source Index Database Publisher |
| StartPage | 891 |
| SubjectTerms | Algorithms Arithmetic coding binary arithmetic coding Binary codes Bins CABAC Clocks Coders Computer architecture Encoding entropy coding FPGA H264/AVC H265/HEVC Registers Streaming media Symbols Throughput UHDTV Video compression video encoder VLSI |
| Title | Generative Multi-Symbol Architecture of the Binary Arithmetic Coder for UHDTV Video Encoders |
| URI | https://ieeexplore.ieee.org/document/8897118 https://www.proquest.com/docview/2368182179 |
| Volume | 67 |
| WOSCitedRecordID | wos000519738600015&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1558-0806 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0029031 issn: 1549-8328 databaseCode: RIE dateStart: 20040101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3fS8MwED6m-KAP_hbnL_Lgk1ht0zTNPeqcTJAhOIcPQknaBAdulW0K_vcmaZ2KIvhWaK6UfGnuu-a-O4BD6-LytDDaMjceBkxzGWAodJAwRnNaKMV857n-ddrtivt7vGnA8UwLo7X2yWf6xF36s_yizF_cr7JTITC1hHgO5uyTK63WLLjCMK5qozIM7CoV9QlmFOJpr3V75ZK48IQiQyHoNx_km6r82Im9e7lc-d-LrcJyTSPJWYX7GjT0aB2WvhQX3ICHqqK0286Il9kGt29DVTqjz7MDUhpiKSA597Jce2swfRw6XSNpuSZpxFJacte56PVJf1DokrRHTgM_nmzC3WW71-oEdS-FILcOfRokCjVXIaeaM85U4SSxKfLCYFQYZYRR1CghFTOoGbOe0zo3KRIpDVcGWRpvwfyoHOltIK6npqQyzSMtWZIWMsI0oaEUcSwVj0QTwo_ZzfK60Ljrd_GU-YAjxMwBkjlAshqQJhzNTJ6rKht_Dd5wCMwG1pPfhL0PCLP6O5xkNOaWkdiwC3d-t9qFReoiaJ9Vtgfz0_GL3oeF_HU6mIwP_BJ7B_wvzhk |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS-QwEB_8OPDuwW-51VXz4NNxdds0TTOPuiorrovguvgglKRNcEG3x34I_vcm2boqJ4JvhWagzCSZmc785gdwYF1cnhZG28iNhwHTXAYYCh0kjNGcFkoxzzzXa6edjri9xas5-DvDwmitffOZPnSPvpZflPnE_SprCIGpDYjnYdExZ1VorVl6hWE8nY7KMLD7VFQ1zCjERrd5fe7auPCQIkMh6Acv5GlV_ruLvYM5W_nep63CchVIkqOp5ddgTg_W4de78YIbcDedKe0uNOKBtsH186MqndBb9YCUhtggkBx7YK591R_fPzpkI2k6mjRig1py0zrp9kivX-iSnA4cCn442oSbs9NusxVUbApBbl36OEgUaq5CTjVnnKnCgWJT5IXBqDDKCKOoUUIqZlAzZn2n1bAUiZSGK4MsjbdgYVAO9G8gjlVTUpnmkZYsSQsZYZrQUIo4lopHogbhq3azvBo17hgvHjKfcoSYOYNkziBZZZAa_JmJ_JvO2fhq8YazwGxhpfwa1F9NmFUncZTRmNuYxCZeuP251D4stbqX7ax93rnYgZ_U5dO-x6wOC-PhRO_Cj_xp3B8N9_x2ewHjLNFi |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Generative+Multi-Symbol+Architecture+of+the+Binary+Arithmetic+Coder+for+UHDTV+Video+Encoders&rft.jtitle=IEEE+transactions+on+circuits+and+systems.+I%2C+Regular+papers&rft.au=Pastuszak%2C+Grzegorz&rft.date=2020-03-01&rft.issn=1549-8328&rft.eissn=1558-0806&rft.volume=67&rft.issue=3&rft.spage=891&rft.epage=902&rft_id=info:doi/10.1109%2FTCSI.2019.2949882&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_TCSI_2019_2949882 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1549-8328&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1549-8328&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1549-8328&client=summon |