Co‐design implementation of High Efficiency Video Coding standard encoder on Zynq MPSoC

Summary Statistical analysis of High Efficiency Video Coding (HEVC) encoder reveals that in the motion compensation block, the interpolation filter consumes more than 30% in the encoder time in comparison with other blocks. In this paper, we start with an optimized hardware implementation of the int...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	International journal of circuit theory and applications Ročník 49; číslo 4; s. 1013 - 1027
Hlavní autori:	Touzani, Hajar, Mansouri, Anass, Errahimi, Fatima, Ahaitouf, Ali
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	Bognor Regis Wiley Subscription Services, Inc 01.04.2021
Predmet:	Coders Coding Coding standards Field programmable gate arrays Hardware HEVC HW/SW co‐design Interpolation interpolation filter design Microprocessors Motion compensation Petalinux Power consumption Programmable logic arrays Software Statistical analysis Video compression Zynq SoC
ISSN:	0098-9886, 1097-007X
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!