A Methodology for Cognitive NoC Design

The number of cores in a multicore chip design has been increasing in the past two decades. The rate of increase will continue for the foreseeable future. With a large number of cores, the on-chip communication has become a very important design consideration. The increasing number of cores will pus...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE computer architecture letters Vol. 15; no. 1; pp. 1 - 4
Main Authors:	Wo-Tak Wu, Louri, Ahmed
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.01.2016 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	adaptive Algorithm design and analysis ault-tolerant cognitive process Design Fault tolerance Fault tolerant systems intelligent agent machine learning multicore Multicore processing network-on-chip NoC Routing Software adaptive network-on-chip cognitive process intelligent agent NoC machine learning multicore fault-tolerant
ISSN:	1556-6056, 1556-6064
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!