RC-NVM: Dual-Addressing Non-Volatile Memory Architecture Supporting Both Row and Column Memory Accesses
Although emerging non-volatile memories (NVMs) have been comprehensively studied to design next-generation memory systems, the symmetry of the crossbar structure adopted by most NVMs has not been addressed. In this work, we argue that crossbar-based NVMs can enable dual-addressing memory architectur...
Uloženo v:
| Vydáno v: | IEEE transactions on computers Ročník 68; číslo 2; s. 239 - 254 |
|---|---|
| Hlavní autoři: | , , , , , , , , |
| Médium: | Journal Article |
| Jazyk: | angličtina |
| Vydáno: |
New York
IEEE
01.02.2019
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Témata: | |
| ISSN: | 0018-9340, 1557-9956 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Although emerging non-volatile memories (NVMs) have been comprehensively studied to design next-generation memory systems, the symmetry of the crossbar structure adopted by most NVMs has not been addressed. In this work, we argue that crossbar-based NVMs can enable dual-addressing memory architecture, i.e., RC-NVM, to support both row- and column-oriented memory accesses for workloads with different access patterns. Through circuit-level analysis, we first prove that such a dual-addressing architecture is only practical with crossbar-based NVMs rather than DRAM. Then, we introduce the RC-NVM architecture from bank, chip and module levels, and propose RC-NVM aware memory controller. We also address the challenges to implement the end-to-end RC-NVM system. Especially, we design a novel protocol to solve the cache synonym problem with very little overhead. Finally, we introduce the deployment of RC-NVM for in-memory databases (IMDBs) and evaluate its performance with IMDBs and well-optimized general matrix multiply (GEMM) workloads. Experimental results show that with only 10 percent area overhead 1) the memory access performance of IMDBs can be improved up to 14.5X, and 2) for GEMM, RC-NVM naturally supports SIMD operations and outperforms the best tiled layout by 19 percent. |
|---|---|
| AbstractList | Although emerging non-volatile memories (NVMs) have been comprehensively studied to design next-generation memory systems, the symmetry of the crossbar structure adopted by most NVMs has not been addressed. In this work, we argue that crossbar-based NVMs can enable dual-addressing memory architecture, i.e., RC-NVM, to support both row- and column-oriented memory accesses for workloads with different access patterns. Through circuit-level analysis, we first prove that such a dual-addressing architecture is only practical with crossbar-based NVMs rather than DRAM. Then, we introduce the RC-NVM architecture from bank, chip and module levels, and propose RC-NVM aware memory controller. We also address the challenges to implement the end-to-end RC-NVM system. Especially, we design a novel protocol to solve the cache synonym problem with very little overhead. Finally, we introduce the deployment of RC-NVM for in-memory databases (IMDBs) and evaluate its performance with IMDBs and well-optimized general matrix multiply (GEMM) workloads. Experimental results show that with only 10 percent area overhead 1) the memory access performance of IMDBs can be improved up to 14.5X, and 2) for GEMM, RC-NVM naturally supports SIMD operations and outperforms the best tiled layout by 19 percent. |
| Author | Wang, Peng Cong, Jason Li, Shuo Li, Hai Helen Sun, Guangyu Chen, Yiran Wang, Xiaoyang Xiao, Nong Zhang, Tao |
| Author_xml | – sequence: 1 givenname: Shuo orcidid: 0000-0001-7787-8741 surname: Li fullname: Li, Shuo email: lishuo12@nudt.edu.cn organization: State Key Laboratory of High Performance Computing, College of Computer, National University of Defense Technology, Changsha, Hunan, China – sequence: 2 givenname: Nong surname: Xiao fullname: Xiao, Nong email: xiaon6@sysu.edu.cn organization: School of Data and Computer Science, Sun Yat-sen University, Guangzhou, China – sequence: 3 givenname: Peng orcidid: 0000-0001-6629-0176 surname: Wang fullname: Wang, Peng email: wang_peng@pku.edu.cn organization: Center for Energy-efficient Computing and Applications, Peking University, Beijing, China – sequence: 4 givenname: Guangyu surname: Sun fullname: Sun, Guangyu email: gsun@pku.edu.cn organization: Center for Energy-efficient Computing and Applications, Peking University, Beijing, China – sequence: 5 givenname: Xiaoyang surname: Wang fullname: Wang, Xiaoyang email: yaoer@pku.edu.cn organization: Center for Energy-efficient Computing and Applications, Peking University, Beijing, China – sequence: 6 givenname: Yiran orcidid: 0000-0002-1486-8412 surname: Chen fullname: Chen, Yiran email: yiran.chen@duke.edu organization: Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA – sequence: 7 givenname: Hai Helen orcidid: 0000-0003-3228-6544 surname: Li fullname: Li, Hai Helen email: hai.li@duke.edu organization: Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA – sequence: 8 givenname: Jason orcidid: 0000-0003-2887-6963 surname: Cong fullname: Cong, Jason email: cong@cs.ucla.edu organization: University of California, Los Angeles, Los Angeles, CA – sequence: 9 givenname: Tao surname: Zhang fullname: Zhang, Tao email: tao.zhang.0924@gmail.com organization: Pennsylvania State University, PA, USA |
| BookMark | eNp9kD1vwjAQhq2KSgXauUOXSJ0DdhwndjeafkpAJUpZI-OcISjE1HZU8e8bBGLo0OVuuPd5T3p6qFObGhC6JXhACBbDeTaIMOGDiCecJvwCdQljaSgESzqoi9tTKGiMr1DPuQ3GOImw6KLVLAuni8lD8NTIKhwVhQXnynoVTE0dLkwlfVlBMIGtsftgZNW69KB8YyH4bHY7Y_0h-2j8OpiZn0DWRZCZqtnWZ0SpthDcNbrUsnJwc9p99PXyPM_ewvHH63s2Gocq4sKHksASinSplJCacs0p0zqWRJKUgE4TLYAuGYtUjFOSLiMi07jQvGgnLwSOaR_dH3t31nw34Hy-MY2t25d5RBIRU5a2evpoeEwpa5yzoPOdLbfS7nOC84PNfJ7lB5v5yWZLsD-EKn0rx9TeyrL6h7s7ciUAnL_wmFFOKf0FM72DkA |
| CODEN | ITCOB4 |
| CitedBy_id | crossref_primary_10_1002_aisy_201900068 crossref_primary_10_1109_TCAD_2020_3015925 crossref_primary_10_1109_TCAD_2024_3445812 crossref_primary_10_1109_TC_2020_3009124 crossref_primary_10_1109_TCAD_2024_3447217 crossref_primary_10_1109_TCAD_2021_3097288 |
| Cites_doi | 10.1109/ISCA.1998.694761 10.1103/PhysRevLett.21.1450 10.1016/j.sse.2016.07.006 10.14778/2824032.2824069 10.1109/LED.2013.2255096 10.7873/DATE.2013.029 10.14778/1687553.1687625 10.1145/2588555.2610502 10.1145/3035918.3054780 10.1016/S0304-3975(01)00410-8 10.1109/ICDE.2011.5767867 10.1145/2882903.2915231 10.1038/s41467-018-03140-z 10.1145/1559845.1559846 10.1109/MICRO.2004.22 10.1145/1555754.1555758 10.1145/3173162.3173177 10.1109/MM.2010.24 10.1145/2213836.2213946 10.1109/ISCA.2012.6237032 10.1109/LCA.2015.2402435 10.1145/2600212.2600213 10.1109/ISCA.1998.694759 10.1145/2024716.2024718 10.1109/IPDPS.2012.89 10.14778/1921071.1921077 10.1145/2830772.2830820 10.1145/1966895.1966900 10.1109/HPCA.2015.7056056 |
| ContentType | Journal Article |
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019 |
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019 |
| DBID | 97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D |
| DOI | 10.1109/TC.2018.2868368 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005-present IEEE All-Society Periodicals Package (ASPP) 1998-Present IEEE Electronic Library (IEL) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
| DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Technology Research Database |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering Computer Science |
| EISSN | 1557-9956 |
| EndPage | 254 |
| ExternalDocumentID | 10_1109_TC_2018_2868368 8453833 |
| Genre | orig-research |
| GrantInformation_xml | – fundername: National Science Foundation grantid: 1744111S; 1725456 funderid: 10.13039/501100008982 – fundername: National Natural Science Foundation of China grantid: 61433019; U1435217; 61572045 funderid: 10.13039/501100001809 |
| GroupedDBID | --Z -DZ -~X .DC 0R~ 29I 4.4 5GY 6IK 85S 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFO ACIWK ACNCT AENEX AETEA AGQYO AHBIQ AKJIK AKQYR ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS EJD HZ~ IEDLZ IFIPE IPLJI JAVBF LAI M43 MS~ O9- OCL P2P PQQKQ RIA RIE RNS RXW TAE TN5 TWZ UHB UPT XZL YZZ AAYXX ABUFD CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D |
| ID | FETCH-LOGICAL-c289t-a1ebed7bcc9af38f835ff4a1a171ef76f9e3b552c40717b21a74df8d74d8d9043 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 11 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000456176200007&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 0018-9340 |
| IngestDate | Sun Nov 30 05:21:05 EST 2025 Sat Nov 29 01:35:40 EST 2025 Tue Nov 18 22:22:11 EST 2025 Wed Aug 27 02:02:47 EDT 2025 |
| IsDoiOpenAccess | false |
| IsOpenAccess | true |
| IsPeerReviewed | true |
| IsScholarly | true |
| Issue | 2 |
| Language | English |
| License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037 |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c289t-a1ebed7bcc9af38f835ff4a1a171ef76f9e3b552c40717b21a74df8d74d8d9043 |
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ORCID | 0000-0003-3228-6544 0000-0001-6629-0176 0000-0003-2887-6963 0000-0001-7787-8741 0000-0002-1486-8412 |
| PQID | 2169435768 |
| PQPubID | 85452 |
| PageCount | 16 |
| ParticipantIDs | crossref_primary_10_1109_TC_2018_2868368 proquest_journals_2169435768 crossref_citationtrail_10_1109_TC_2018_2868368 ieee_primary_8453833 |
| PublicationCentury | 2000 |
| PublicationDate | 2019-02-01 |
| PublicationDateYYYYMMDD | 2019-02-01 |
| PublicationDate_xml | – month: 02 year: 2019 text: 2019-02-01 day: 01 |
| PublicationDecade | 2010 |
| PublicationPlace | New York |
| PublicationPlace_xml | – name: New York |
| PublicationTitle | IEEE transactions on computers |
| PublicationTitleAbbrev | TC |
| PublicationYear | 2019 |
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| References | ailamaki (ref37) 1999 ref35 ref13 ref12 (ref20) 0 ref36 ref14 ref31 ref33 ref11 ref32 ref10 kawahara (ref19) 2012 abadi (ref38) 2008 ref2 ref1 ref39 (ref16) 0 ref18 jo (ref17) 2014 (ref22) 0 (ref24) 0 ref26 ref25 ref42 ref41 ref21 chent (ref34) 2016 (ref15) 0 ref28 ref8 (ref30) 0 ref7 zyulkyarov (ref27) 2017 ref9 ref4 ref3 binkert (ref29) 2011; 39 ref6 ref5 ref40 (ref23) 0 |
| References_xml | – ident: ref35 doi: 10.1109/ISCA.1998.694761 – ident: ref18 doi: 10.1103/PhysRevLett.21.1450 – ident: ref1 doi: 10.1016/j.sse.2016.07.006 – ident: ref3 doi: 10.14778/2824032.2824069 – year: 2017 ident: ref27 article-title: Method for pinning data in large cache in multi-level memory system – year: 0 ident: ref30 article-title: gemmlowp: A small self-contained low-precision GEMM library – ident: ref12 doi: 10.1109/LED.2013.2255096 – ident: ref7 doi: 10.7873/DATE.2013.029 – start-page: 266 year: 1999 ident: ref37 article-title: DBMSs on a modern processor: Where does time go? publication-title: Proc 5th Int Conf Very Large Data Bases – ident: ref39 doi: 10.14778/1687553.1687625 – year: 0 ident: ref22 – ident: ref4 doi: 10.1145/2588555.2610502 – ident: ref8 doi: 10.1145/3035918.3054780 – year: 0 ident: ref23 – start-page: 1 year: 2016 ident: ref34 article-title: Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach publication-title: Proc 49th Annu IEEE/ACM Int Symp Microarchitecture – year: 0 ident: ref15 article-title: Intel and Micron produce breakthrough memory technology – ident: ref26 doi: 10.1016/S0304-3975(01)00410-8 – ident: ref2 doi: 10.1109/ICDE.2011.5767867 – ident: ref5 doi: 10.1145/2882903.2915231 – ident: ref13 doi: 10.1038/s41467-018-03140-z – ident: ref40 doi: 10.1145/1559845.1559846 – year: 0 ident: ref20 article-title: DDR3 SDRAM – ident: ref21 doi: 10.1109/MICRO.2004.22 – ident: ref10 doi: 10.1145/1555754.1555758 – year: 0 ident: ref16 article-title: Reimagining the data center memory and storage hierarchy – start-page: 432 year: 2012 ident: ref19 article-title: An 8 Mb multi-layered cross-point ReRAM macro with 443 MB/s write throughput publication-title: Proc IEEE Int Solid-State Circuits Conf – ident: ref31 doi: 10.1145/3173162.3173177 – ident: ref14 doi: 10.1109/MM.2010.24 – ident: ref41 doi: 10.1145/2213836.2213946 – ident: ref33 doi: 10.1109/ISCA.2012.6237032 – ident: ref28 doi: 10.1109/LCA.2015.2402435 – start-page: 6.7.1 year: 2014 ident: ref17 article-title: 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector publication-title: Proc IEEE Int Electron Devices Meeting – ident: ref32 doi: 10.1145/2600212.2600213 – ident: ref36 doi: 10.1109/ISCA.1998.694759 – start-page: 967 year: 2008 ident: ref38 article-title: Column-stores versus row-stores: How different are they really? publication-title: Proc ACM SIGMOD Int Conf Manage Data – volume: 39 start-page: 1 year: 2011 ident: ref29 article-title: The gem5 simulator publication-title: ACM SIGARCH Comput Archit News doi: 10.1145/2024716.2024718 – year: 0 ident: ref24 – ident: ref9 doi: 10.1109/IPDPS.2012.89 – ident: ref42 doi: 10.14778/1921071.1921077 – ident: ref6 doi: 10.1145/2830772.2830820 – ident: ref25 doi: 10.1145/1966895.1966900 – ident: ref11 doi: 10.1109/HPCA.2015.7056056 |
| SSID | ssj0006209 |
| Score | 2.3207395 |
| Snippet | Although emerging non-volatile memories (NVMs) have been comprehensively studied to design next-generation memory systems, the symmetry of the crossbar... |
| SourceID | proquest crossref ieee |
| SourceType | Aggregation Database Enrichment Source Index Database Publisher |
| StartPage | 239 |
| SubjectTerms | Cache storage Computer architecture Computer memory crossbar Design engineering in-memory database Memory architecture Non-volatile memory Nonvolatile memory OLAP OLTP Random access memory Workloads |
| Title | RC-NVM: Dual-Addressing Non-Volatile Memory Architecture Supporting Both Row and Column Memory Accesses |
| URI | https://ieeexplore.ieee.org/document/8453833 https://www.proquest.com/docview/2169435768 |
| Volume | 68 |
| WOSCitedRecordID | wos000456176200007&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1557-9956 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0006209 issn: 0018-9340 databaseCode: RIE dateStart: 19680101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwED0VxAADXwVRvuSBgQGXODGxzVYCiKUVQqVii1x_VEhVgmgL4t9ju2lUCRhYogxxFOXlznfx83sAZzRUGbHXt6MM05QKPLRKYGtIYjlXLlvqYDbBej3-8iIeG3BR74UxxgTymWn707CWr0s187_KLjl14ZkkK7DCGJvv1aqzbrqgcxAXwAmNKhkfEonLfuYpXLwd85QnXlN1aQYKlio_8nCYXO63_vdY27BZFZGoM0d9Bxqm2IWthUEDquJ1FzaW1AabMHrKcG_QvUa3MznGHa0DBbYYoV5Z4EHpSXFjg7qeevuFOksLDMhbf5ZebmCEbhyy6Kn8RLLQKPOpraiHBO9FM9mD5_u7fvaAK58FrFy7NcWSOCQ1GyolpE24dUWZtVQSSRgxlqVWmGR4dRWr0PwNYyIZ1ZZrd-RaRDTZh9WiLMwBoEi7-pBTGUmhaCpTEUdWMVeEeuE4B34L2ot3n6tKhNx7YYzz0IxEIu9nuQcrr8BqwXk94G2uv_H3pU2PTX1ZBUsLjhfg5lV8TvKYpMIViq7XOvx91BGsu3uLOT_7GFan7zNzAmvqY_o6eT8Nn943-o3VOw |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT9swFH4qZRLbYd0oE2WF-bADB1zixE3s3boAYlobTVVBvUWuf1RIVYJou2n_PbabRpXGDlyiHGIlypf3_F78-fsAvlJfZYRO344mmMaU45mRHBtNIsOYtNlSebOJJMvYdMp_NeCi3gujtfbkM91zp34tX5Vy7X6VXTJqwzOK9mC_T2lINru16rwbbwkdxIZwRINKyIcE_HKSOhIX64UsZpFTVd2Zg7ypyj-Z2E8vN63XPdgHeF-VkWiwwf0jNHRxCK2tRQOqIvYQ3u3oDbZhPk5xdj_6hq7WYoEHSnkSbDFHWVng-9LR4hYajRz59i8a7CwxIGf-WTrBgTn6brFF4_IPEoVCqUtuRT3Euy_q5RHc3VxP0ltcOS1gaRuuFRbEYqmSmZRcmIgZW5YZQwURJCHaJLHhOpr1-6H07d8sJCKhyjBlj0zxgEafoFmUhT4GFChbITIqAsEljUXMw8DIxJahTjrOwt-B3vbd57KSIXduGIvctyMBzydp7sDKK7A6cF4PeNwocPz_0rbDpr6sgqUD3S24eRWhyzwkMbelou22Tl4e9QUObiejYT78kf38DG_tffiGrd2F5upprU_hjfy9elg-nfnP8Bk5aNiC |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=RC-NVM%3A+Dual-Addressing+Non-Volatile+Memory+Architecture+Supporting+Both+Row+and+Column+Memory+Accesses&rft.jtitle=IEEE+transactions+on+computers&rft.au=Li%2C+Shuo&rft.au=Xiao%2C+Nong&rft.au=Wang%2C+Peng&rft.au=Sun%2C+Guangyu&rft.date=2019-02-01&rft.issn=0018-9340&rft.eissn=1557-9956&rft.volume=68&rft.issue=2&rft.spage=239&rft.epage=254&rft_id=info:doi/10.1109%2FTC.2018.2868368&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_TC_2018_2868368 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0018-9340&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0018-9340&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0018-9340&client=summon |