Addendum to “A fully parallel algorithm for residue to binary conversion”
Previously, 2 VLSI designs of a residue-to-binary converter were presented and evaluated according to the VLSI model of computation. Subsequently, a VLSI AT lower bound for the residue-to-binary conversion was derived. It has been proved that not only do the proposed structures compare favorably wit...
Saved in:
| Published in: | Information processing letters Vol. 55; no. 1; pp. 25 - 26 |
|---|---|
| Main Authors: | , |
| Format: | Journal Article |
| Language: | English |
| Published: |
Amsterdam
Elsevier B.V
07.07.1995
Elsevier Science Elsevier Sequoia S.A |
| Subjects: | |
| ISSN: | 0020-0190, 1872-6119 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Previously, 2 VLSI designs of a residue-to-binary converter were presented and evaluated according to the VLSI model of computation. Subsequently, a VLSI AT lower bound for the residue-to-binary conversion was derived. It has been proved that not only do the proposed structures compare favorably with the previous results presented in the literature, but they also achieve the optimal AT figure for some choices of the residue system parameters. |
|---|---|
| Bibliography: | ObjectType-Article-1 SourceType-Scholarly Journals-1 content type line 14 |
| ISSN: | 0020-0190 1872-6119 |
| DOI: | 10.1016/0020-0190(95)00034-A |