Cyclic memory: a low-latency, single-buffer technique for FMCW LiDAR interleaving/de-interleaving

Pipelined systems have long proven their efficiency in high-throughput data processing by enabling concurrent execution of sequential tasks. However, a recurring challenge in such systems is the mismatch between order of data generation and consumption across pipeline stages. This problem imposes a...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	Analog integrated circuits and signal processing Ročník 124; číslo 3; s. 70
Hlavní autori:	Hafez, O. S., Abouelfetouh, O. A., Mohamed, Y. O., Hasaneen, M. N., Fathy, O. H., Hassan, Y. H., Mahroos, M. M., Elomda, R. A., Ghouneem, M. M.
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	New York Springer US 01.09.2025 Springer Nature B.V
Predmet:	Algorithms Buffers Circuits and Systems Code Division Multiple Access Data acquisition Data processing Electrical Engineering Engineering Fourier transforms Lidar Reading Signal,Image and Speech Processing Table tennis Writing DSP FMCW FPGA Memories LiDAR Group theory
ISSN:	0925-1030, 1573-1979
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!