Theoretical insights into the impact of border and interface traps on hysteresis in monolayer MoS2 FETs

Threshold voltage hysteresis ΔVh in two-dimensional transistor transfer characteristics poses a bottleneck in achieving stable 2D CMOS integrated circuits. Hysteresis is primarily attributed to traps at the channel/oxide interface as well as in the oxide. In this study, we present a physics-based se...

Full description

Bibliographic Details

Published in:	Microelectronic engineering Vol. 299; p. 112333
Main Authors:	Ghosh, Rittik, Provias, Alexandros, Karl, Alexander, Wilhelmer, Christoph, Knobloch, Theresia, Davoudi, Mohammad Rasool, Sattari-Esfahlan, Seyed Mehdi, Waldhör, Dominic, Grasser, Tibor
Format:	Journal Article
Language:	English
Published:	Elsevier B.V 15.09.2025
Subjects:	2D FET CMOS Hysteresis Physics-based models Reliability CMOS Physics-based models Reliability Hysteresis 2D FET
ISSN:	0167-9317
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!