FPGA-based Low Latency Square Root CORDIC Algorithm

The coordinate rotation digital computer (CORDIC) algorithm is a popular method used in many fields of science and technology. Unfortunately, it is a time-consuming process for central processing units (CPUs) and graphics processing units (GPUs), and even for specialized digital signal processing (D...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Journal of Telecommunications and Information Technology Jg. 99; H. 1; S. 21 - 29
Hauptverfasser:	Węgrzyn, Mariusz, Voytusik, Stepan, Gavkalova, Nataliia
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	Warsaw Instytut Lacznosci - Panstwowy Instytut Badawczy (National Institute of Telecommunications) 2025 National Institute of Telecommunications
Schlagworte:	Algorithms Approximation Central processing units Computer vision Control algorithms CORDIC algorithm CPUs Digital computers Digital filters Digital signal processing Edge computing Field programmable gate arrays Floating point arithmetic FPGA Graphics processing units Lookup tables Machine learning Mathematical functions Methods Neural networks Numerical analysis numerical methods reconfigurable computing systems Signal processing Telecommunications
ISSN:	1509-4553, 1899-8852
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!