SFD-resistant joint time-frequency symbol timing recovery algorithm and parallel FPGA implementation for broadband satellite communication

Existing symbol timing recovery (STR) algorithms face challenges in achieving a delicate balance between high throughput, high convergence accuracy, and robust resistance to sampling frequency deviation (SFD) while maintaining low complexity. For ultra-wideband single-carrier communication systems e...

Full description

Bibliographic Details

Published in:	Digital signal processing Vol. 160; p. 105051
Main Authors:	Zhang, Peixin, Li, Guo, Gong, Fengkui, Zhang, Nan, Wang, Daqing, Li, Zhao
Format:	Journal Article
Language:	English
Published:	Elsevier Inc 01.05.2025
Subjects:	Frequency-domain estimation Parallel FPGA Symbol timing recovery (STR) Time-domain interpolation Symbol timing recovery (STR) Frequency-domain estimation Parallel FPGA Time-domain interpolation
ISSN:	1051-2004
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!