A Novel Search-Based Compute-in-Memory Minimum Values Generation Scheme for Low-Complexity LDPC Min-Sum Decoding

The generation of the minimum values (the first two minima and the index of the minimum) of numerous variable-to-check messages (V2CM) is the major bottleneck in efficient min-sum decoding of low-density parity-check (LDPC) codes. This brief proposed a novel search-based compute-in-memory (CIM) base...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Vol. 71; no. 7; pp. 3498 - 3502
Main Authors: Guo, Zhipeng, Zhang, Deming, Zhang, Kaili, Song, Mingyang, Zhang, Yue, Zeng, Lang
Format: Journal Article
Language:English
Published: New York IEEE 01.07.2024
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Associative memory
Circuits
Complexity
compute-in-memory
Costs
Decoding
Delays
Error correcting codes
Logic gates
Low-density parity-check
min-sum algorithm
minimum values generation
Partial discharges
Search methods
Search problems
Transistors
ISSN:1549-7747, 1558-3791
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The generation of the minimum values (the first two minima and the index of the minimum) of numerous variable-to-check messages (V2CM) is the major bottleneck in efficient min-sum decoding of low-density parity-check (LDPC) codes. This brief proposed a novel search-based compute-in-memory (CIM) based minimum values generation (MVG) scheme with two search strategies sharing two core circuits, which avoids the hardware-costly cascading of comparators and multiplexers necessary in conventional comparison-based schemes. The two shared core circuits include (1) the multi-bit content-addressable memory (MCAM) circuit for fast and concurrent search on stored operands (V2CMs) and (2) the search result evaluation (SRE) circuit to generate search result evaluation signals for the update of the minimum values. The two search strategies include (1) the sequential traversal search (STS) strategy and (2) the self-adaptive dichotomic search (SaDS) strategy for low- and high-precision decoding scenarios. Eventually, with the 14nm FinFET design kit, simulation results show that, in terms of area-delay complexity (ADC), the proposed MVG scheme achieves an average of 83% reduction in both low- and high-precision-scenarios, over the conventional comparison-based schemes.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2024.3360033