Parallel Interleaver Design for a High throughput HSPA+/LTE Multi-Standard Turbo Decoder

To meet the evolving data rate requirements of emerging wireless communication technologies, many parallel architectures have been proposed to implement high throughput turbo decoders. However, concurrent memory reading/writing in parallel turbo decoding architectures leads to severe memory conflict...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on circuits and systems. I, Regular papers Vol. 61; no. 5; pp. 1376 - 1389
Main Authors:	Guohui Wang, Hao Shen, Yang Sun, Cavallaro, Joseph R., Vosoughi, Aida, Yuanbin Guo
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.05.2014 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Architecture ASIC implementation Circuits Clocks CMOS Computer architecture Concurrent processing Decoders Decoding Hardware HSPA interleaver Long Term Evolution LTE/LTE-advanced memory contention parallel processing Throughput turbo decoder VLSI architecture Wireless communication Wireless communications
ISSN:	1549-8328, 1558-0806
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!