Runahead Threads to improve SMT performance

In this paper, we propose runahead threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in simultaneous multithreaded (SMT) processors. Our technique converts a resource intensive memory-bound thread to a speculative light thread under lo...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:2008 IEEE 14th International Symposium on High Performance Computer Architecture s. 149 - 158
Hlavní autori: Ramirez, T., Pajuelo, A., Santana, O.J., Valero, M.
Médium: Konferenčný príspevok.. Publikácia
Jazyk:English
Vydavateľské údaje: IEEE 01.02.2008
Institute of Electrical and Electronics Engineers (IEEE)
Predmet:
Arquitectura de computadors
Disseny
Informàtica
Multi-threading
Parallel processing
Parallel processing (Electronic computers)
Prefetching
Processament en paral·lel (Ordinadors)
Program processors
Programari
Proposals
Registers
Resource allocation
Resource management
Simultaneous multithreading processors
Software architecture
Storage management
Throughput
Àrees temàtiques de la UPC
ISBN:1424420709, 9781424420704
ISSN:1530-0897
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract In this paper, we propose runahead threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in simultaneous multithreaded (SMT) processors. Our technique converts a resource intensive memory-bound thread to a speculative light thread under long-latency blocking memory operations. These speculative threads prefetch data and instructions with minimal resources, reducing critical resource conflicts between threads. We compare an SMT architecture using RaT to both state-of-the-art static fetch policies and dynamic resource control policies. In terms of throughput and fairness, our results show that RaT performs better than any other policy. The proposed mechanism improves average throughput by 37% regarding previous static fetch policies and by 28% compared to previous dynamic resource scheduling mechanisms. RaT also improves fairness by 36% and 30% respectively. In addition, the proposed mechanism permits register file size reduction of up to 60% in a SMT processor without performance degradation.
AbstractList In this paper, we propose runahead threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in simultaneous multithreaded (SMT) processors. Our technique converts a resource intensive memory-bound thread to a speculative light thread under long-latency blocking memory operations. These speculative threads prefetch data and instructions with minimal resources, reducing critical resource conflicts between threads. We compare an SMT architecture using RaT to both state-of-the-art static fetch policies and dynamic resource control policies. In terms of throughput and fairness, our results show that RaT performs better than any other policy. The proposed mechanism improves average throughput by 37% regarding previous static fetch policies and by 28% compared to previous dynamic resource scheduling mechanisms. RaT also improves fairness by 36% and 30% respectively. In addition, the proposed mechanism permits register file size reduction of up to 60% in a SMT processor without performance degradation.
In this paper, we propose Runahead Threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in Simultaneous Multithreaded (SMT) processors. Our technique converts a resource intensive memory-bound thread to a speculative light thread under long-latency blocking memory operations. These speculative threads prefetch data and instructions with minimal resources, reducing critical resource conflicts between threads. We compare an SMT architecture using RaT to both state-of-the-art static fetch policies and dynamic resource control policies. In terms of throughput and fairness, our results show that RaT performs better than any other policy. The proposed mechanism improves average throughput by 37% regarding previous static fetch policies and by 28% compared to previous dynamic resource scheduling mechanisms. RaT also improves fairness by 36% and 30% respectively. In addition, the proposed mechanism permits register file size reduction of up to 60% in a SMT processor without performance degradation. Peer Reviewed
Author Santana, O.J.
Pajuelo, A.
Valero, M.
Ramirez, T.
Author_xml – sequence: 1
  givenname: T.
  surname: Ramirez
  fullname: Ramirez, T.
  organization: Univ. Politelecnica de Catalunya, Barcelona
– sequence: 2
  givenname: A.
  surname: Pajuelo
  fullname: Pajuelo, A.
  organization: Univ. Politelecnica de Catalunya, Barcelona
– sequence: 3
  givenname: O.J.
  surname: Santana
  fullname: Santana, O.J.
  organization: Univ. de Las Palmas de Gran Canaria, Las Palmas de Gran Canaria
– sequence: 4
  givenname: M.
  surname: Valero
  fullname: Valero, M.
  organization: Univ. Politelecnica de Catalunya, Barcelona
– sequence: 5
  givenname: M.
  surname: Valero
  fullname: Valero, M.
  organization: Barcelona Supercomput. Center, Barcelona
BookMark eNpFUF1Lw0AQPLAF29ofIL7kXRL3PvYu91iCWqGiaHwO1-sdjZgPLq3gv--FFlxYhoGZZWbnZNJ2rSPklkJGKeiH9XuxyhhAngmJueR4ReZUMCEYKNATMqPIIYVcqymZjzoNwBGvyXIYviGOQC4Fzsj9x7E1e2d2SbkPEYbk0CV104fu1yWfr2XSu-C70JjWuhsy9eZncMsLLsjX02NZrNPN2_NLsdqklgmKqZDUCi2VwZwztfNotZTbSD1jMavXWlHjVW7oFtnYRmunqZIxE3LOgS8IPd-1w9FWwVkXrDlUnan_ybixK6uYFhxGz93ZUzvnqj7UjQl_1eU5_ATLr1P8
ContentType Conference Proceeding
Publication
Contributor Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
Contributor_xml – sequence: 1
  fullname: Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
– sequence: 2
  fullname: Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
Copyright info:eu-repo/semantics/openAccess
Copyright_xml – notice: info:eu-repo/semantics/openAccess
DBID 6IE
6IL
CBEJK
RIE
RIL
XX2
DOI 10.1109/HPCA.2008.4658635
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
Recercat
DatabaseTitleList

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EndPage 158
ExternalDocumentID oai_recercat_cat_2072_294300
4658635
Genre orig-research
GroupedDBID 29O
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
M43
OCL
RIE
RIL
RNS
AARBI
IERZE
RIB
RIC
XX2
ID FETCH-LOGICAL-c2415-461c4967a58327df5c966b7a5f22586f9971af78a1b52110999e9176045533303
IEDL.DBID RIE
ISBN 1424420709
9781424420704
ISSN 1530-0897
IngestDate Fri Nov 07 13:45:06 EST 2025
Wed Aug 27 02:02:49 EDT 2025
IsDoiOpenAccess true
IsOpenAccess true
IsPeerReviewed false
IsScholarly true
LCCN 2008900355
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c2415-461c4967a58327df5c966b7a5f22586f9971af78a1b52110999e9176045533303
OpenAccessLink https://recercat.cat/handle/2072/294300
PageCount 10
ParticipantIDs ieee_primary_4658635
csuc_recercat_oai_recercat_cat_2072_294300
PublicationCentury 2000
PublicationDate 2008-02
PublicationDateYYYYMMDD 2008-02-01
PublicationDate_xml – month: 02
  year: 2008
  text: 2008-02
PublicationDecade 2000
PublicationTitle 2008 IEEE 14th International Symposium on High Performance Computer Architecture
PublicationTitleAbbrev HPCA
PublicationYear 2008
Publisher IEEE
Institute of Electrical and Electronics Engineers (IEEE)
Publisher_xml – name: IEEE
– name: Institute of Electrical and Electronics Engineers (IEEE)
SSID ssj0000453645
ssj0002951
Score 1.9124254
Snippet In this paper, we propose runahead threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in...
In this paper, we propose Runahead Threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in...
SourceID csuc
ieee
SourceType Open Access Repository
Publisher
StartPage 149
SubjectTerms Arquitectura de computadors
Disseny
Informàtica
Multi-threading
Parallel processing
Parallel processing (Electronic computers)
Prefetching
Processament en paral·lel (Ordinadors)
Program processors
Programari
Proposals
Registers
Resource allocation
Resource management
Simultaneous multithreading processors
Software architecture
Storage management
Throughput
Àrees temàtiques de la UPC
Title Runahead Threads to improve SMT performance
URI https://ieeexplore.ieee.org/document/4658635
https://recercat.cat/handle/2072/294300
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NS8MwFA_b8OBp6iZ-k4MntW6padIcZTh2cQydsFtJ0lfYpRtr69_vS5t1CF48FJpS2vKa9_3e7xFyL0KTKREBcprRAQfJAxWiswJMRcCsMdw0wybkfB6vVmrRIU9tLwwA1MVn8OxO61x-urGVC5WNOKpLVJBd0pVSNr1abTwFTZMmo-alcKgij5Xq6rUc_F_T1BXiHld7rCe_5j7dycZqNFtMXpsSS_82lNW2qOyv6Su18pn2__fZJ2R46OKji1Y_nZIO5Gekvx_jQD1XD8jjR5VrlMkpXeKP1WlByw1d18EGoJ_vS7o9NBcMydf0bTmZBX6GQmCdbg64YJYrIXWErCvTLLLo3xhcZsjIsciUkkxnMtbMRM4XRHsR0IMTSE40BFG_nZNevsnhglA0dCKWvTAdmzFPhcOVUYAPSwFCLvT4kjw4QiUoqWFndZk45Op24Q6kdZiEDvAdbx44QiXbBlMj8TS6-vvyNTlu6jRcGckN6ZW7Cm7Jkf0u18Xurt4IPzB_qCs
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8NAEB5qFfRUtRXf5uBJjXbXzWOPUiwV21I0Qm9hdzOBXtLSNv5-Z5M0RfDiIZANIQmTnffMNwC3Ptep9D0kTtPKFRgIV3JyVpBJD5nRWuhy2EQwHofTqZw04KHuhUHEovgMH-1pkctP5ia3obInQeqSFOQO7HpCcFZ2a9URFTJOypxaJYe59Cq0VFuxZQEAy7YuTrtcbtCeqrWoEp6sK58Gk95LWWRZvY-ktVnl5tf8lUL99Fv_-_BD6Gz7-JxJraGOoIHZMbQ2gxyciq_bcP-RZ4qkcuJE9GtVsnLWc2dWhBvQ-RxFzmLbXtCBr_5r1Bu41RQF11jt7AqfGSH9QHnEvEGSeoY8HE3LlFg59FMpA6bSIFRMe9YbJIsRyYfziZxkCpKGO4FmNs_wFBwydTyWPjMV6q5IfIssI5EeliBy4avuGdxZQsUkq3Fp1Dq22NX1wh5Eax5zC_lON7ctoeJFiaoRVzQ6__vyDewPotEwHr6N3y_goKzasEUll9BcL3O8gj3zvZ6tltfFpvgBKrmrcg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2008+IEEE+14th+International+Symposium+on+High+Performance+Computer+Architecture&rft.atitle=Runahead+Threads+to+improve+SMT+performance&rft.au=Ramirez%2C+T.&rft.au=Pajuelo%2C+A.&rft.au=Santana%2C+O.J.&rft.au=Valero%2C+M.&rft.date=2008-02-01&rft.pub=IEEE&rft.isbn=9781424420704&rft.issn=1530-0897&rft.spage=149&rft.epage=158&rft_id=info:doi/10.1109%2FHPCA.2008.4658635&rft.externalDocID=4658635
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1530-0897&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1530-0897&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1530-0897&client=summon