Towards a Verification Flow Across Abstraction Levels Verifying Implementations Against Their Formal Specification

The use of formal models to describe early versions of the structure and the behavior of a system has become common practice in industry. UML and OCL are the de-facto specification languages for these tasks. They allow for capturing system properties and module behavior in an abstract but still form...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on computer-aided design of integrated circuits and systems Jg. 36; H. 3; S. 475 - 488
Hauptverfasser:	Gonzalez-de-Aledo, Pablo, Przigoda, Nils, Wille, Robert, Drechsler, Rolf, Sanchez, Pablo
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.03.2017 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	C++ languages C/C++/SystemC Computational modeling Context Design Formal method Formal specifications Integrated circuit modeling model checking SAT/SMT solvers Solid modeling Specification and description languages Switches symbolic execution UML/OCL Unified modeling language Verification
ISSN:	0278-0070, 1937-4151
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!