Towards a Verification Flow Across Abstraction Levels Verifying Implementations Against Their Formal Specification

The use of formal models to describe early versions of the structure and the behavior of a system has become common practice in industry. UML and OCL are the de-facto specification languages for these tasks. They allow for capturing system properties and module behavior in an abstract but still form...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IEEE transactions on computer-aided design of integrated circuits and systems Ročník 36; číslo 3; s. 475 - 488
Hlavní autoři:	Gonzalez-de-Aledo, Pablo, Przigoda, Nils, Wille, Robert, Drechsler, Rolf, Sanchez, Pablo
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York IEEE 01.03.2017 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:	C++ languages C/C++/SystemC Computational modeling Context Design Formal method Formal specifications Integrated circuit modeling model checking SAT/SMT solvers Solid modeling Specification and description languages Switches symbolic execution UML/OCL Unified modeling language Verification
ISSN:	0278-0070, 1937-4151
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!