Model-based Design of a High-Throughput Canny Edge Detection Accelerator on Zynq-7000 FPGA

This paper presents a novel approach for fast FPGA prototyping of the Canny edge detection algorithm using High-Level Synthesis (HLS) based on the HDL Coder. Traditional RTL-based design methodologies for implementing image processing algorithms on FPGAs can be time-consuming and error-prone. HLS of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Engineering, technology & applied science research Jg. 14; H. 2; S. 13547 - 13553
Hauptverfasser: Alhomoud, Ahmed, Ghodhbani, Refka, Saidani, Taoufik, Zayani, Hafedh Mahmoud, Said, Yahia, Ammar, Mohamed Ben, Slimane, Jihane Ben
Format: Journal Article
Sprache:Englisch
Veröffentlicht: 01.04.2024
ISSN:2241-4487, 1792-8036
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract This paper presents a novel approach for fast FPGA prototyping of the Canny edge detection algorithm using High-Level Synthesis (HLS) based on the HDL Coder. Traditional RTL-based design methodologies for implementing image processing algorithms on FPGAs can be time-consuming and error-prone. HLS offers a higher level of abstraction, enabling designers to focus on algorithmic functionality while the tool automatically generates efficient hardware descriptions. This advantage was exploited by implementing the Canny edge detection algorithm in MATLAB/Simulink and utilizing the HDL Coder to automatically convert it into synthesizable VHDL code. This design flow significantly reduces development time and complexity compared to the traditional RTL approach. The experimental results showed that the HLS-based Canny edge detector achieved real-time performance on a Xilinx FPGA platform, showcasing the effectiveness of the proposed approach for fast FPGA prototyping in image processing applications.
AbstractList This paper presents a novel approach for fast FPGA prototyping of the Canny edge detection algorithm using High-Level Synthesis (HLS) based on the HDL Coder. Traditional RTL-based design methodologies for implementing image processing algorithms on FPGAs can be time-consuming and error-prone. HLS offers a higher level of abstraction, enabling designers to focus on algorithmic functionality while the tool automatically generates efficient hardware descriptions. This advantage was exploited by implementing the Canny edge detection algorithm in MATLAB/Simulink and utilizing the HDL Coder to automatically convert it into synthesizable VHDL code. This design flow significantly reduces development time and complexity compared to the traditional RTL approach. The experimental results showed that the HLS-based Canny edge detector achieved real-time performance on a Xilinx FPGA platform, showcasing the effectiveness of the proposed approach for fast FPGA prototyping in image processing applications.
Author Alhomoud, Ahmed
Zayani, Hafedh Mahmoud
Ghodhbani, Refka
Said, Yahia
Ammar, Mohamed Ben
Saidani, Taoufik
Slimane, Jihane Ben
Author_xml – sequence: 1
  givenname: Ahmed
  surname: Alhomoud
  fullname: Alhomoud, Ahmed
– sequence: 2
  givenname: Refka
  surname: Ghodhbani
  fullname: Ghodhbani, Refka
– sequence: 3
  givenname: Taoufik
  surname: Saidani
  fullname: Saidani, Taoufik
– sequence: 4
  givenname: Hafedh Mahmoud
  surname: Zayani
  fullname: Zayani, Hafedh Mahmoud
– sequence: 5
  givenname: Yahia
  surname: Said
  fullname: Said, Yahia
– sequence: 6
  givenname: Mohamed Ben
  surname: Ammar
  fullname: Ammar, Mohamed Ben
– sequence: 7
  givenname: Jihane Ben
  surname: Slimane
  fullname: Slimane, Jihane Ben
BookMark eNotkD1PwzAYhC1UJErpxB_wjlz8leTNWJV-IBXBUJYu0ZvEToOKXex0yL9vKNxyOul0Oj33ZOS8M4Q8Cj7TwEE_mw5jmGUcxA0ZiyyXDLhKR2QspRZMa8juyDTGLz4ohVRnckz2b742R1ZiNDV9MbFtHPWWIt20zYHtDsGfm8Pp3NEFOtfTZd2YodaZqmu9o_OqMkcTsPOBDnHfux-WDet09bGeP5Bbi8dopv8-IZ-r5W6xYdv39etivmWVlNAxAIlgU8xztIniCnWW1mp4V2tV6rTkVgotkhys0QpkiUmCiRTAExS5zoWakKe_3Sr4GIOxxSm03xj6QvDiSqa4kil-yagLxG5WPw
Cites_doi 10.1109/ICISCE50968.2020.00217
10.48084/etasr.6761
10.1016/j.jestch.2019.05.008
10.1109/CVPR.2016.91
10.1109/IDT.2014.7038606
10.1145/3530775
10.1007/s11554-022-01234-y
10.1109/RCAR.2017.8311884
10.48084/etasr.4615
10.1007/s11554-022-01208-0
10.1109/IOLTS.2018.8474222
10.48084/etasr.6406
10.37936/ecti-cit.2023174.252417
10.3390/jimaging5010016
ContentType Journal Article
DBID AAYXX
CITATION
DOI 10.48084/etasr.7081
DatabaseName CrossRef
DatabaseTitle CrossRef
DatabaseTitleList CrossRef
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1792-8036
EndPage 13553
ExternalDocumentID 10_48084_etasr_7081
GroupedDBID .4S
5VS
AAYXX
ADBBV
AEGXH
ALMA_UNASSIGNED_HOLDINGS
ARCSS
BCNDV
CITATION
EBS
EDO
EJD
ITG
ITH
KWQ
OK1
RNS
TUS
ID FETCH-LOGICAL-c228t-882a8f6a99af5303a476d3647d43b46b0f2141598fe4382ba55a521805a194913
ISICitedReferencesCount 2
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001198238800016&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 2241-4487
IngestDate Sat Nov 29 03:45:13 EST 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Issue 2
Language English
License https://creativecommons.org/licenses/by/4.0
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c228t-882a8f6a99af5303a476d3647d43b46b0f2141598fe4382ba55a521805a194913
OpenAccessLink https://doi.org/10.48084/etasr.7081
PageCount 7
ParticipantIDs crossref_primary_10_48084_etasr_7081
PublicationCentury 2000
PublicationDate 2024-04-01
PublicationDateYYYYMMDD 2024-04-01
PublicationDate_xml – month: 04
  year: 2024
  text: 2024-04-01
  day: 01
PublicationDecade 2020
PublicationTitle Engineering, technology & applied science research
PublicationYear 2024
References 190705
190704
190703
190702
190701
190692
190691
190690
190689
190700
190699
190698
190697
190696
190695
190694
190693
References_xml – ident: 190694
  doi: 10.1109/ICISCE50968.2020.00217
– ident: 190692
  doi: 10.48084/etasr.6761
– ident: 190705
  doi: 10.1016/j.jestch.2019.05.008
– ident: 190689
  doi: 10.1109/CVPR.2016.91
– ident: 190704
  doi: 10.1109/IDT.2014.7038606
– ident: 190693
  doi: 10.1145/3530775
– ident: 190697
  doi: 10.1007/s11554-022-01234-y
– ident: 190700
– ident: 190701
– ident: 190702
  doi: 10.1109/RCAR.2017.8311884
– ident: 190691
  doi: 10.48084/etasr.4615
– ident: 190695
  doi: 10.1007/s11554-022-01208-0
– ident: 190698
  doi: 10.1109/IOLTS.2018.8474222
– ident: 190690
  doi: 10.48084/etasr.6406
– ident: 190699
– ident: 190703
  doi: 10.37936/ecti-cit.2023174.252417
– ident: 190696
  doi: 10.3390/jimaging5010016
SSID ssj0000686472
ssib044735913
ssib050383323
Score 2.265879
Snippet This paper presents a novel approach for fast FPGA prototyping of the Canny edge detection algorithm using High-Level Synthesis (HLS) based on the HDL Coder....
SourceID crossref
SourceType Index Database
StartPage 13547
Title Model-based Design of a High-Throughput Canny Edge Detection Accelerator on Zynq-7000 FPGA
Volume 14
WOSCitedRecordID wos001198238800016&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVHPJ
  databaseName: ROAD: Directory of Open Access Scholarly Resources
  customDbUrl:
  eissn: 1792-8036
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssib044735913
  issn: 2241-4487
  databaseCode: M~E
  dateStart: 20110101
  isFulltext: true
  titleUrlDefault: https://road.issn.org
  providerName: ISSN International Centre
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV07b9swECbctEM7FH0ifYJDNoOtHpREjkbqNEuCAHWBwItBiSRk1JFcRw7ipf-u_6t3oiwzRod06CJYtEnIug9335H3IOTIKJ4Iw0NmeM4ZN8IwYdBZyaQotLaBlqptNpGdn4vLS3kxGPze5sLcLLKqEre3cvlfRQ1jIGxMnf0HcfeLwgB8BqHDFcQO13sJHrubLRhaJ4wxxvgMlwOJER1s4tryLNfN8FhV1WY4xnStL6YxrmX4qCjADrVH73iMMN1UP1kG-mx4cvF1dGcXf1fHEKXU9Dv0LZZUx223SUNdSaF-63m0KOureu32tMurLsEKw4DKWpe56zMForc_eqvxTc11Nz5R9drO-xSjqdp0X5wqa3Q5PFMlLu5vaER-HEyr95BUMPAanR02Ti9nEhR34Gql9IqbewCNPC0cxgnPPJMO964i8b694CIQHFHSqOvVpyxw3WPuVuXes5Z9DCN4T-30WTt5hpMfkIdRlkhUrme_xlu1xrG7s3cYjAV44rhjZY4wCCzij20Qt3_dZZK263_ePZzHnTwSNHlGnnbeCx051D0nA1O9IE88LLwkUw9_1OGP1pYquoc_2uKPIv5ojz_q4Y_CbY8_ivh7Rb6fjCfHp6xr4MGKKBINA-9NCZsqKZVNgCspnqUaGxZoHuc8zQMbhUAgpbAGz6NzlSQK6KQIEhVKDq_sNTmo6socEsrDQOWx1SLNgTEHeS5SDb5HHHKd8rQwb8jR9tXMlq5Oy-wvEnp7v5-9I493yHxPDprV2nwgj4qbZn69-thK9w98nIQ0
linkProvider ISSN International Centre
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Model-based+Design+of+a+High-Throughput+Canny+Edge+Detection+Accelerator+on+Zynq-7000+FPGA&rft.jtitle=Engineering%2C+technology+%26+applied+science+research&rft.au=Alhomoud%2C+Ahmed&rft.au=Ghodhbani%2C+Refka&rft.au=Saidani%2C+Taoufik&rft.au=Zayani%2C+Hafedh+Mahmoud&rft.date=2024-04-01&rft.issn=2241-4487&rft.eissn=1792-8036&rft.volume=14&rft.issue=2&rft.spage=13547&rft.epage=13553&rft_id=info:doi/10.48084%2Fetasr.7081&rft.externalDBID=n%2Fa&rft.externalDocID=10_48084_etasr_7081
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2241-4487&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2241-4487&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2241-4487&client=summon