FAME: FAirly MEasuring Multithreaded Architectures
Nowadays, multithreaded architectures are becoming more and more popular. In order to evaluate their behavior, several methodologies and metrics have been proposed. A methodology defines when the measurements of a given workload execution are taken. A metric combines those measurements to obtain a f...
Uloženo v:
| Vydáno v: | 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007) s. 305 - 316 |
|---|---|
| Hlavní autoři: | , , , , , |
| Médium: | Konferenční příspěvek Publikace |
| Jazyk: | angličtina |
| Vydáno: |
IEEE
01.09.2007
Institute of Electrical and Electronics Engineers (IEEE) |
| Témata: | |
| ISBN: | 0769529445, 9780769529448 |
| ISSN: | 1089-795X |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Nowadays, multithreaded architectures are becoming more and more popular. In order to evaluate their behavior, several methodologies and metrics have been proposed. A methodology defines when the measurements of a given workload execution are taken. A metric combines those measurements to obtain a final evaluation result. However, since current evaluation methodologies do not provide representative measurements for these metrics, the analysis and evaluation of novel ideas could be either unfair or misleading. Given the potential impact of multithreaded architectures on current and future processor designs, it is crucial to develop an accurate evaluation methodology for them. This paper presents FAME, a new evaluation methodology aimed to fairly measure the performance of multithreaded processors. FAME re-executes all traces in a multithreaded workload until all of them are fairly represented in the final measurements taken from the workload. We compare FAME with previously used methodologies for both architectural research simulators and real processors. Our results show that FAME provides more accurate measurements than other methodologies, becoming an ideal evaluation methodology to analyze proposals for multithreaded architectures. |
|---|---|
| AbstractList | Nowadays, multithreaded architectures are becoming more and more popular. In order to evaluate their behavior, several methodologies and metrics have been proposed. A methodology defines when the measurements of a given workload execution are taken. A metric combines those measurements to obtain a final evaluation result. However, since current evaluation methodologies do not provide representative measurements for these metrics, the analysis and evaluation of novel ideas could be either unfair or misleading. Given the potential impact of multithreaded architectures on current and future processor designs, it is crucial to develop an accurate evaluation methodology for them. This paper presents FAME, a new evaluation methodology aimed to fairly measure the performance of multithreaded processors. FAME re-executes all traces in a multithreaded workload until all of them are fairly represented in the final measurements taken from the workload. We compare FAME with previously used methodologies for both architectural research simulators and real processors. Our results show that FAME provides more accurate measurements than other methodologies, becoming an ideal evaluation methodology to analyze proposals for multithreaded architectures.
Peer Reviewed Nowadays, multithreaded architectures are becoming more and more populal: In order to evaluate their behavior, several methodologies and metrics have been proposed. A methodology defines when the measurements of a given workload execution are taken. A metric combines those measurements to obtain a final evaluation result. However, since current evaluation methodologies do not provide representative measurements for these metrics, the analysis and evaluation of novel ideas could be either unfair or misleading. Given the potential impact of multithreaded architectures on current andfuture processor designs, it is crucial to develop an accurate evaluation methodology for them. This paperpresents FAME, a new evaluation methodology aimed to fairly measure the perj-ormance of rnultithreaded processors. FAME reexecutes all traces in a rnultithreaded workload until all of them are fairly represented in the final measurements taken from the workload. We compare FAME with previously used methodologies for both architectural research simulators and real processors. Our results show that FAMEprovides more accurate measurements than other methodologies, becoming an ideal evaluation methodology to analyze proposals for multithreaded architectures. Nowadays, multithreaded architectures are becoming more and more popular. In order to evaluate their behavior, several methodologies and metrics have been proposed. A methodology defines when the measurements of a given workload execution are taken. A metric combines those measurements to obtain a final evaluation result. However, since current evaluation methodologies do not provide representative measurements for these metrics, the analysis and evaluation of novel ideas could be either unfair or misleading. Given the potential impact of multithreaded architectures on current and future processor designs, it is crucial to develop an accurate evaluation methodology for them. This paper presents FAME, a new evaluation methodology aimed to fairly measure the performance of multithreaded processors. FAME re-executes all traces in a multithreaded workload until all of them are fairly represented in the final measurements taken from the workload. We compare FAME with previously used methodologies for both architectural research simulators and real processors. Our results show that FAME provides more accurate measurements than other methodologies, becoming an ideal evaluation methodology to analyze proposals for multithreaded architectures. |
| Author | Vera, J. Santana, O.J. Pajuelo, A. Valero, M. Cazorla, F.J. Fernandez, E. |
| Author_xml | – sequence: 1 givenname: J. surname: Vera fullname: Vera, J. organization: Barcelona Supercomput. Center, Barcelona – sequence: 2 givenname: F.J. surname: Cazorla fullname: Cazorla, F.J. organization: Barcelona Supercomput. Center, Barcelona – sequence: 3 givenname: A. surname: Pajuelo fullname: Pajuelo, A. – sequence: 4 givenname: O.J. surname: Santana fullname: Santana, O.J. – sequence: 5 givenname: E. surname: Fernandez fullname: Fernandez, E. – sequence: 6 givenname: M. surname: Valero fullname: Valero, M. |
| BookMark | eNpFUD1PwzAUtESRaEt_AGLJxJbir9gxW1S1gNQIhg5slmO_UKM0KXYy9N83qJV40rvTPd3d8GZo0nYtIPRA8JIQrJ4_i9VuSTGWS86YoJTcoBmWQmVUcZ5N0JTgXKVSZV93aBHjDx6HKTHiFNFNUa5fkk3hQ3NKyrWJQ_Dtd1IOTe_7fQDjwCVFsHvfg-2HAPEe3damibC48hztNuvd6i3dfry-r4ptaikWJFWkyiR3kpkKuDPEKS5c7VxmHcUWO2cqmgvqLGDLVMVzY2oYL3UuQVnH5ohcam0crA5gIVjT6874f_G3FEuqGWaEqjHzdMkcQ_c7QOz1wUcLTWNa6IaoGSFKcJKNxseL0QOAPgZ_MOGkr-9jZybHZLY |
| ContentType | Conference Proceeding Publication |
| Contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
| Contributor_xml | – sequence: 1 fullname: Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors – sequence: 2 fullname: Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
| Copyright | info:eu-repo/semantics/openAccess |
| Copyright_xml | – notice: info:eu-repo/semantics/openAccess |
| DBID | 6IE 6IL CBEJK RIE RIL 7SC 8FD JQ2 L7M L~C L~D XX2 |
| DOI | 10.1109/PACT.2007.4336221 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present Computer and Information Systems Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional Recercat |
| DatabaseTitle | Computer and Information Systems Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Advanced Technologies Database with Aerospace ProQuest Computer Science Collection Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Computer and Information Systems Abstracts |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EndPage | 316 |
| ExternalDocumentID | oai_recercat_cat_2072_303129 4336221 |
| Genre | orig-research Conference Paper |
| GroupedDBID | 29O 6IE 6IL ALMA_UNASSIGNED_HOLDINGS CBEJK RIE RIL RNS 7SC 8FD JQ2 L7M L~C L~D 6IF 6IK 6IN AAJGR AARBI AAWTH BEFXN BFFAM BGNUA BKEBE BPEOZ OCL RIB RIC XX2 |
| ID | FETCH-LOGICAL-c2061-91b574d73abe4da1d946dfdd5cd20c0ddab2862dce0c39b48aafe286f87e9cd3 |
| IEDL.DBID | RIE |
| ISBN | 0769529445 9780769529448 |
| ISSN | 1089-795X |
| IngestDate | Fri Nov 07 13:57:13 EST 2025 Fri Jul 11 14:24:16 EDT 2025 Wed Aug 27 02:04:42 EDT 2025 |
| IsDoiOpenAccess | true |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c2061-91b574d73abe4da1d946dfdd5cd20c0ddab2862dce0c39b48aafe286f87e9cd3 |
| Notes | SourceType-Conference Papers & Proceedings-1 ObjectType-Conference Paper-1 content type line 25 |
| OpenAccessLink | https://recercat.cat/handle/2072/303129 |
| PQID | 31196415 |
| PQPubID | 23500 |
| PageCount | 12 |
| ParticipantIDs | ieee_primary_4336221 proquest_miscellaneous_31196415 csuc_recercat_oai_recercat_cat_2072_303129 |
| PublicationCentury | 2000 |
| PublicationDate | 2007-Sept. 20070915 2007 |
| PublicationDateYYYYMMDD | 2007-09-01 2007-09-15 2007-01-01 |
| PublicationDate_xml | – month: 09 year: 2007 text: 2007-Sept. |
| PublicationDecade | 2000 |
| PublicationTitle | 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007) |
| PublicationTitleAbbrev | PACT |
| PublicationYear | 2007 |
| Publisher | IEEE Institute of Electrical and Electronics Engineers (IEEE) |
| Publisher_xml | – name: IEEE – name: Institute of Electrical and Electronics Engineers (IEEE) |
| SSID | ssj0000396000 ssj0020352 |
| Score | 1.7816765 |
| Snippet | Nowadays, multithreaded architectures are becoming more and more popular. In order to evaluate their behavior, several methodologies and metrics have been... Nowadays, multithreaded architectures are becoming more and more populal: In order to evaluate their behavior, several methodologies and metrics have been... |
| SourceID | csuc proquest ieee |
| SourceType | Open Access Repository Aggregation Database Publisher |
| StartPage | 305 |
| SubjectTerms | Application software Architectural research simulators Arquitectura de computadors Computational modeling Computer architecture Current measurement Disseny Evaluation methodology Fairly measuring multithreaded architectures FAME Informàtica Multithreaded processors Parallel processing Parallel processing (Electronic computers) Performance analysis Process design Processament en paral·lel (Ordinadors) Processor designs Programari Proposals Real processors Simultaneous multithreading processors Software architecture Surface-mount technology Yarn Àrees temàtiques de la UPC |
| Title | FAME: FAirly MEasuring Multithreaded Architectures |
| URI | https://ieeexplore.ieee.org/document/4336221 https://www.proquest.com/docview/31196415 https://recercat.cat/handle/2072/303129 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NS8MwFA9zePDkxybOzx48idW0aZfG2xgrHtzYYchuJc17gYFssm6C_70vbVcFvXgoJIUQ-pK-7_d7jN2SBk6SAY2PAVg_siLwNZkJfg4IABasKvunvL7IySSZz9W0xe6bWhhELJPP8MENy1g-rMzWucpcL7h-6KrG96SUVa1W40_hgnRxlw5ZG1sO57NKrle-VPG8MtlVHKooimvknd08qcOdAVeP08FwViEb1rsRrzbF1tTdV36x7FIOpYf_-4Ij1v0u6POmjag6Zi1cnrDDXUcHr_7BOyxMB-PRk5cOFuu3T288cv5DWuBVZbp07JqI6w1-BB-KLpulo9nw2a-7KvgmJOFN3C2PZQRS6Bwj0AGoqE-HArGBkBsOoPOQzBwwyI1QeZRobZHe2ESiMiBOWXu5WuIZ84TReaKF5WBIDyDLzQI3Fgy3QmMU5z125yiXEevGtdGbzEFZNxP3hFyGGQlRUjp6rOPIlb1XIBtZTakeu9nRO6OL76IZeomrbZGJwGGJBfH53wsv2EHlhnXpYJesvVlv8Yrtm4_Nolhfl3fnC-_yvpk |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3Na9swFH-UrrCdsjYpy9q1Puw05laW5NrqLYSEliYhhzByM7LeEwRKUvIx2H-_J9vJCu1lB4NkEMJP8vt-vwfwnTVwlgzkYkrQx9qrJLZsJsQlEiJ69Kbqn_JrlE0m-Xxupkfw81ALQ0RV8hndhGEVy8eV2wVXWegFdydD1fiHVGuZ1NVaB4-KUKyNh4TIxtwKSJ91er2JM5POa6PdpNJonTbYO_t53gQ8E2Fup73-rMY2bPZjbu02O9f0X3nDtCtJNGz93zd8hs6_kr5oehBWp3BEyzNo7Xs6RM0v3gY57I0H99Gwt1g__4nGg-BB5AVRXajLB2-ZvFHvVfhh04HZcDDrP8RNX4XYSRbfzN_KNNOYKVuSRpug0Xd8LJg6lMIJRFtKNnTQkXDKlDq31hO_8XlGxqE6h-PlaklfIFLOlrlVXqBjTYBtN4_CeXTCK0s6LbvwI1CuYOZNa2e3RQCzPkzCI0UmCxajrHZ0oR3IVbzUMBtFQ6kuXO_pXfDVD_EMu6TVblOoJKCJJenX9xdew8eH2XhUjB4nTxfwqXbKhuSwSzjernf0DU7c7-1is76q7tFfCunB4A |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=PACT%3A+Proceedings+of+the+16th+International+Conference+on+Parallel+Architecture+and+Compilation+Techniques+%28PACT+2007%29+-+Volume+00%3B+15-19+Sept.+2007&rft.atitle=FAME%3AFAirly+MEasuring+Multithreaded+Architectures&rft.au=Vera%2C+Javier&rft.au=Cazorla%2C+Francisco+J&rft.au=Pajuelo%2C+Alex&rft.au=Santana%2C+Oliverio+J&rft.date=2007-09-15&rft.isbn=9780769529448&rft.issn=1089-795X&rft.spage=305&rft.epage=316&rft_id=info:doi/10.1109%2FPACT.2007.4336221&rft.externalDBID=NO_FULL_TEXT |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1089-795X&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1089-795X&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1089-795X&client=summon |